Gitiles
Code Review Sign In
review.blissroms.org / platform_art / 58320ce35715f2814700707a9d35ad5055fff9ce / compiler / optimizing
  1. 58320ce MIPS32: Ensure preservation of RA in leaf methods if it's clobbered by Alexey Frunze · 9 years ago
  2. 370e6e4 Merge "MIPS32: Additional bitCount optimizations." by Treehugger Robot · 9 years ago
  3. f7291f6 Merge "Revert "Re-enable boot image string sharpening."" by Vladimir Marko · 9 years ago
  4. f508c56 Revert "Re-enable boot image string sharpening." by Vladimir Marko · 9 years ago
  5. 433b738 Merge "Constant fold Equal/NotEqual between null and non-null." by Vladimir Marko · 9 years ago
  6. a2ab404 Merge "Remove workarounds for [D]CHECK()s in constexpr functions." by Vladimir Marko · 9 years ago
  7. 3d08238 Merge "ART: SHARED_REQUIRES to REQUIRES_SHARED" by Andreas Gampe · 9 years ago
  8. f04cf54 Remove workarounds for [D]CHECK()s in constexpr functions. by Vladimir Marko · 9 years ago
  9. a341f35 Constant fold Equal/NotEqual between null and non-null. by Vladimir Marko · 9 years ago
  10. 081e7a1 Merge "MIPS32: Fill branch delay slots" by Vladimir Marko · 9 years ago
  11. d707979 Merge "Re-enable boot image string sharpening." by Vladimir Marko · 9 years ago
  12. 19a3f55 Merge "Add entrypoint type information." by Roland Levillain · 9 years ago
  13. bdf7f1c ART: SHARED_REQUIRES to REQUIRES_SHARED by Andreas Gampe · 9 years ago
  14. 57eb0f5 MIPS32: Fill branch delay slots by Alexey Frunze · 9 years ago
  15. 9ed010e Re-enable boot image string sharpening. by Vladimir Marko · 9 years ago
  16. 8ca4f97 MIPS32: Additional bitCount optimizations. by Chris Larsen · 9 years ago
  17. cc55a7c Merge "ARM/MIPS: Avoid dead dex cache arrays base for intrinsics." by Treehugger Robot · 9 years ago
  18. da8ffec Add entrypoint type information. by Serban Constantinescu · 9 years ago
  19. 68c981f ARM/MIPS: Avoid dead dex cache arrays base for intrinsics. by Vladimir Marko · 9 years ago
  20. 4bb30ac ARM: Make runtime invokes use InvokeRuntime(). by Serban Constantinescu · 9 years ago
  21. a8c6d70 Address missing variable definition to fix the build. by Roland Levillain · 9 years ago
  22. cf073b3 Merge "Re-enable the ArraySet fast path with Baker read barriers." by Roland Levillain · 9 years ago
  23. 521691a Merge "ArraySet without type check does not need read barrier." by Vladimir Marko · 9 years ago
  24. ca11dc0 Merge "ARM64: Make runtime invokes use InvokeRuntime()." by Roland Levillain · 9 years ago
  25. 16d9f94 Re-enable the ArraySet fast path with Baker read barriers. by Roland Levillain · 9 years ago
  26. 8812e8f Merge "ARM64: Use the zero register for field and array set operations." by Vladimir Marko · 9 years ago
  27. 22f81d3 ARM64: Make runtime invokes use InvokeRuntime(). by Serban Constantinescu · 9 years ago
  28. 8d49fd7 ArraySet without type check does not need read barrier. by Vladimir Marko · 9 years ago
  29. be919d9 ARM64: Use the zero register for field and array set operations. by Alexandre Rames · 9 years ago
  30. a518c15 Merge "ARM: Purge Arm32Assembler." by Roland Levillain · 9 years ago
  31. 2923db7 MIPS32: Refactor implicit null checks in array/field get/set. by Alexey Frunze · 9 years ago
  32. 953437b Revert "Revert "x86/x86-64: Avoid temporary for read barrier field load."" by Vladimir Marko · 9 years ago
  33. ccf15bc Revert "x86/x86-64: Avoid temporary for read barrier field load." by Vladimir Marko · 9 years ago
  34. ccf06d8 x86/x86-64: Avoid temporary for read barrier field load. by Vladimir Marko · 9 years ago
  35. cf834d0 Merge "Use full pass name when building optimizations" by Treehugger Robot · 9 years ago
  36. 5f81cd0 Merge "MIPS32: Optimize R6 round(float) intrinsic." by Treehugger Robot · 9 years ago
  37. b6a12832 Use full pass name when building optimizations by Wojciech Staszkiewicz · 9 years ago
  38. 792c98b Merge "ART: Add thread offset printing hook to disassembler" by Treehugger Robot · 9 years ago
  39. 372f3a3 ART: Add thread offset printing hook to disassembler by Andreas Gampe · 9 years ago
  40. 7a68768 Merge "ART: Fixing build breakage (sharpening DCHECK)." by Mathieu Chartier · 9 years ago
  41. 5a5d0fa ART: Fixing build breakage (sharpening DCHECK). by Christina Wadsworth · 9 years ago
  42. 7521483 Merge "Fix building tests with partial arch codegen support" by Colin Cross · 9 years ago
  43. a75b01a Fix building tests with partial arch codegen support by Colin Cross · 9 years ago
  44. 9c07ab3 Merge "ART: Implement a fixed size string dex cache" by Mathieu Chartier · 9 years ago
  45. 6670bd2 Merge "Add support for Baker read barriers in SystemArrayCopy intrinsics." by Roland Levillain · 9 years ago
  46. 0b671c0 Add support for Baker read barriers in SystemArrayCopy intrinsics. by Roland Levillain · 9 years ago
  47. ba6b679 ARM: Purge Arm32Assembler. by Artem Serov · 9 years ago
  48. 9695430 Merge "Color spill slots in gc regalloc" by Treehugger Robot · 9 years ago
  49. 35938f9 Merge "Log optimization passes in verbose mode" by Aart Bik · 9 years ago
  50. bf44e0e ART: Implement a fixed size string dex cache by Christina Wadsworth · 9 years ago
  51. e28c7d0 Fix optimizing compiler not building for svelte by Wojciech Staszkiewicz · 9 years ago
  52. e706070 Log optimization passes in verbose mode by Wojciech Staszkiewicz · 9 years ago
  53. b6722ff Color spill slots in gc regalloc by Matthew Gharrity · 9 years ago
  54. 3cc35c3 Merge "jni: Fast path for @FastNative annotated java methods" by Treehugger Robot · 9 years ago
  55. 9d4b6da jni: Fast path for @FastNative annotated java methods by Igor Murashkin · 9 years ago
  56. 554b6fb Merge "Revert "Enable IntermediateAddress for primitive arrays with read barriers."" by Treehugger Robot · 9 years ago
  57. 4a3aa57 Revert "Enable IntermediateAddress for primitive arrays with read barriers." by Roland Levillain · 9 years ago
  58. fe74ba9 Merge "ARM64: VIXL: Support a newer version of VIXL." by Roland Levillain · 9 years ago
  59. 912cc4a Merge "Revert "Revert "Iterative move coalescing for gc regalloc""" by Treehugger Robot · 9 years ago
  60. ba1642d Merge "Use TestCodeGeneratorX86 in codegen unit tests" by Treehugger Robot · 9 years ago
  61. 2ccae4a Revert "Revert "Iterative move coalescing for gc regalloc"" by Matthew Gharrity · 9 years ago
  62. af4e42a ARM64: VIXL: Support a newer version of VIXL. by Artem Serov · 9 years ago
  63. 7cbd27f Adjust spacing before NOLINT comments in ART. by Roland Levillain · 9 years ago
  64. 0c28362 Merge "Revert "Iterative move coalescing for gc regalloc"" by Treehugger Robot · 9 years ago
  65. 6f61ee5 Revert "Iterative move coalescing for gc regalloc" by Andreas Gampe · 9 years ago
  66. 592c9bd Merge "Iterative move coalescing for gc regalloc" by Andreas Gampe · 9 years ago
  67. 1aa559d Use TestCodeGeneratorX86 in codegen unit tests by Matthew Gharrity · 9 years ago
  68. 465ed69 Iterative move coalescing for gc regalloc by Matthew Gharrity · 9 years ago
  69. 9d32586 Merge "x86/x86-64: Shorter fast-path for read barrier field load." by Treehugger Robot · 9 years ago
  70. 0c7972c Merge "ARM64: Use libvixld when compiling for debug mode." by Treehugger Robot · 9 years ago
  71. c531c21 Merge "Full enable new round implementation on x86/x86_64" by Aart Bik · 9 years ago
  72. 2ea9153 ARM64: Use libvixld when compiling for debug mode. by Alexandre Rames · 9 years ago
  73. 961ea12 x86/x86-64: Shorter fast-path for read barrier field load. by Vladimir Marko · 9 years ago
  74. 0cf8d9c Full enable new round implementation on x86/x86_64 by Aart Bik · 9 years ago
  75. 4997d14 Merge "ARM: Embed constants in add/sub-long." by Vladimir Marko · 9 years ago
  76. 5319d3c Implement running user defined list of passes by Wojciech Staszkiewicz · 9 years ago
  77. 51616fb Merge "Enable IntermediateAddress for primitive arrays with read barriers." by Roland Levillain · 9 years ago
  78. 12ecf08 Enable IntermediateAddress for primitive arrays with read barriers. by Roland Levillain · 9 years ago
  79. 1568ed9 Merge "Add a register allocation strategy compiler option" by Treehugger Robot · 9 years ago
  80. 2cd05b7 Add a register allocation strategy compiler option by Matthew Gharrity · 9 years ago
  81. 2ac06bc Test all register allocators in regalloc gtest by Matthew Gharrity · 9 years ago
  82. d9ffd0d Implement a graph coloring register allocator by Matthew Gharrity · 9 years ago
  83. 59751a7 ARM: Embed constants in add/sub-long. by Vladimir Marko · 9 years ago
  84. 9526d13 Merge "Temporary disable new round implementation on x86/x86_64" by Treehugger Robot · 9 years ago
  85. ac15207 Merge "Add support for CallKind::kCallOnMainAndSlowPath" by Treehugger Robot · 9 years ago
  86. 7ad310da Temporary disable new round implementation on x86/x86_64 by Aart Bik · 9 years ago
  87. 349f388 Implement single-/double-precision round intrinsic in x86_64 by Aart Bik · 9 years ago
  88. 25dd953 Merge "Implement single-precision round intrinsic in x86" by Aart Bik · 9 years ago
  89. 2c9f495 Implement single-precision round intrinsic in x86 by Aart Bik · 9 years ago
  90. 965c0b9 Merge "Change suspend entrypoint to save all registers." by Vladimir Marko · 9 years ago
  91. 952dbb1 Change suspend entrypoint to save all registers. by Vladimir Marko · 9 years ago
  92. 36a270a Change one read barrier bit to mark bit by Mathieu Chartier · 9 years ago
  93. 89bd835 Merge "ARM64: Use the zero register in the parallel-move resolver." by Roland Levillain · 9 years ago
  94. a7426c6 Fix an assertion in the non-Baker read barrier ARM64 slow path. by Roland Levillain · 9 years ago
  95. b2b753c ARM64: Use the zero register in the parallel-move resolver. by Alexandre Rames · 9 years ago
  96. b7e921c Merge "Improve the graph visualizer's output for constant locations." by Nicolas Geoffray · 9 years ago
  97. 524a76c Merge "ARM64: Make the VIXL macro assembler part of ART ARM64's assembler." by Nicolas Geoffray · 9 years ago
  98. 087930f ARM64: Make the VIXL macro assembler part of ART ARM64's assembler. by Alexandre Rames · 9 years ago
  99. c2c52a1 Improve the graph visualizer's output for constant locations. by Alexandre Rames · 9 years ago
  100. 3719016 Merge "ARM: Embed 0.0 in VCMP." by Vladimir Marko · 9 years ago