Gitiles
Code Review Sign In
review.blissroms.org / platform_art / c6934e36d33ab402b7b51c78d46c319fc33e8ef3 / compiler / optimizing / nodes_vector.h
  1. 3db7068 ART: Refactor for bugprone-argument-comment by Andreas Gampe · 6 years ago
  2. 4e3734a Rename HVecReduce::GetKind() to GetReductionKind(). by Vladimir Marko · 7 years ago
  3. aaac0e3 ART: ARM64: Support DotProd SIMD idiom. by Artem Serov · 7 years ago
  4. bbc6e7e Use 'final' and 'override' specifiers directly in ART. by Roland Levillain · 7 years ago
  5. 9434487 Expand comment for HVecMultiplyAccumulate by Hans Boehm · 7 years ago
  6. f5f56c7 Revert "Emit vector mulitply and accumulate instructions for x86." by Hans Boehm · 7 years ago
  7. 6190888 Emit vector mulitply and accumulate instructions for x86. by Gupta Kumar, Sanjiv · 7 years ago
  8. bd78567 Store HIR type in HInstruction::packed_field_. by Vladimir Marko · 7 years ago
  9. 3f8e02c Bug fix in SIMD result detection. by Aart Bik · 7 years ago
  10. 5a0eb0c Minor DCHECK bug fix. by Aart Bik · 7 years ago
  11. 29aa082 Vectorization of saturation arithmetic. by Aart Bik · 7 years ago
  12. d9e4d73 Fix iCache misses for GetKind on x86,x86_64 by Gupta Kumar, Sanjiv · 7 years ago
  13. 66c158e Clean up signed/unsigned in vectorizer. by Aart Bik · 7 years ago
  14. 89ff8b2 ARM64: Workaround for the callee saved FP registers and SIMD. by Artem Serov · 8 years ago
  15. 2dd7b67 Fixed spilling bug (visible on ARM64): missed SIMD type. by Aart Bik · 8 years ago
  16. cced8ba ART: Introduce individual HInstruction cloning. by Artem Serov · 8 years ago
  17. 4d1a9d4 Improve sign and zero extension analysis. by Aart Bik · 8 years ago
  18. 61b9228 ART: Introduce Uint8 loads in compiled code. by Vladimir Marko · 8 years ago
  19. e764d2e Use ScopedArenaAllocator for register allocation. by Vladimir Marko · 8 years ago
  20. 46b6dbc Try to preserve dex pc better in vector code. by Aart Bik · 8 years ago
  21. d5d2f2c ART: Introduce Uint8 compiler data type. by Vladimir Marko · 8 years ago
  22. 0ebe0d8 ART: Introduce compiler data type. by Vladimir Marko · 8 years ago
  23. dbbac8f Implement Sum-of-Abs-Differences idiom recognition. by Aart Bik · 8 years ago
  24. 5e3afa9 Ensure extract is seen as having scalar result. by Aart Bik · 8 years ago
  25. 0148de4 Basic SIMD reduction support. by Aart Bik · 8 years ago
  26. 982334c Revert "Basic SIMD reduction support." by Nicolas Geoffray · 8 years ago
  27. cfa59b4 Basic SIMD reduction support. by Aart Bik · 8 years ago
  28. a57b4ee Revert "Basic SIMD reduction support." by Aart Bik · 8 years ago
  29. 9879d0e Basic SIMD reduction support. by Aart Bik · 8 years ago
  30. b79f4ac Added GVN related attributes to vector nodes. by Aart Bik · 8 years ago
  31. 9858bf7 Revert "Added GVN related attributes to vector nodes." by Nicolas Geoffray · 8 years ago
  32. a79f0b5 Added GVN related attributes to vector nodes. by Aart Bik · 8 years ago
  33. a1633a7 Merge "Min/max SIMDization support." by Aart Bik · 8 years ago
  34. c8e93c7 Min/max SIMDization support. by Aart Bik · 8 years ago
  35. e1811ed ARM64: Share address computation across SIMD LDRs/STRs. by Artem Serov · 8 years ago
  36. d58bc32 Allow same-length integral type mixing in SIMD. by Aart Bik · 8 years ago
  37. db14fcf Pack booleans in the already existing bit field. by Aart Bik · 8 years ago
  38. 8de5916 Factor vector unary/binary shared code out into superclass. by Aart Bik · 8 years ago
  39. f34dd20 ARM64: Support MultiplyAccumulate for SIMD. by Artem Serov · 8 years ago
  40. f3e61ee Implement halving add idiom (with checker tests). by Aart Bik · 8 years ago
  41. 6daebeb Implemented ABS vectorization. by Aart Bik · 8 years ago
  42. f8f5a16 ART vectorizer. by Aart Bik · 8 years ago