[Hexagon] Skip blocks that define vector predicate registers in early-if


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@296777 91177308-0d34-0410-b5e6-96231b3b80d8
2 files changed