[Hexagon] Skip mux generation when predicate register is undefined


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@305014 91177308-0d34-0410-b5e6-96231b3b80d8
2 files changed