[DAG] enhance computeKnownBits to handle SRL/SRA with vector splat constant


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@284953 91177308-0d34-0410-b5e6-96231b3b80d8
3 files changed