Gitiles
Code Review
Sign In
review.blissroms.org
/
platform_external_llvm80
/
41c8825da4f8cc83c9987619997137734018246e
41c8825
[AArch64][Falkor] Correct load/store increment scheduling details
by Geoff Berry
· 7 years ago
45cd8b3
[Hexagon] Fix division by zero in machine scheduler
by Krzysztof Parzyszek
· 7 years ago
8ce26eb
[RISCV] Add codegen for RV32F floating point load/store
by Alex Bradbury
· 7 years ago
0d055e1
[llvm-mca] Use llvm::make_unique in a few places. NFC
by Andrea Di Biagio
· 7 years ago
a07f460
[RISCV] Add codegen for RV32F arithmetic and conversion operations
by Alex Bradbury
· 7 years ago
38b58f1
[Hexagon] Improve scheduling based on register pressure
by Krzysztof Parzyszek
· 7 years ago
f659c36
[X86][SandyBridge] Merge multiple InstrRW entries that map to the same SchedWriteRes group (NFCI) (PR35955)
by Simon Pilgrim
· 7 years ago
bce5921
[llvm-mca] Move the routine that computes processor resource masks to its own file.
by Andrea Di Biagio
· 7 years ago
8e6d19e
[MergeICmps] Break eargerly out of loop
by Xin Tong
· 7 years ago
d89cc959
[MergeICmp] Fix a bug in entry block shuffled to middle of the chain
by Xin Tong
· 7 years ago
7724d6b
[llvm-opt-fuzzer] Add irce to the fuzzing options
by Igor Laevsky
· 7 years ago
c9a5416
Revert "Fix layering between llvm-c and Support by factoring out some typedefs into Support"
by Jonas Devlieghere
· 7 years ago
2cfa233
[AVR] Add a regression test for struct return lowering
by Dylan McKay
· 7 years ago
9d81521
[Release Notes] Add release note for llvm-mca.
by Andrea Di Biagio
· 7 years ago
fb0d0c9
[CGP] Avoid segmentation fault when doing PHI node simplifications
by Bjorn Pettersson
· 7 years ago
afd766b
[LV] Let recordVectorLoopValueForInductionCast to check if IV was created from the cast.
by Andrei Elovikov
· 7 years ago
1c3cdea
[SystemZ] Add "REQUIRES: asserts" to test case to fix build bots.
by Jonas Paulsson
· 7 years ago
29475f1
[X86] Properly implement the calling convention for f80 for mingw/x86_64
by Martin Storsjo
· 7 years ago
0dadf10
[ORC] Don't fully qualify explicit destructor call -- it confuses some compilers.
by Lang Hames
· 7 years ago
d133900
[X86] Rename MOVSX32_NOREXrr8 to MOVSX32rr8_NOREX so that the scheduler model regular expressions will pick it up with the regular version.
by Craig Topper
· 7 years ago
95aa4b0
[X86] Fix the SchedRW for memory forms of CMP and TEST.
by Craig Topper
· 7 years ago
507d774
[ORC] Rename SymbolSource to MaterializationUnit, and make the materialization
by Lang Hames
· 7 years ago
ea05d68
[X86] Add TEST16mi/TEST32mi/TEST64mi32 to the Sandybridge/Haswell/Broadwell/Skylake scheduler models.
by Craig Topper
· 7 years ago
001a48c
[X86] Add ROR/ROL/SHR/SAR by 1 instructions to the Sandy Bridge scheduler model.
by Craig Topper
· 7 years ago
c83d754
[ShrinkWrap] Take into account landing pad
by Quentin Colombet
· 7 years ago
12ea464
Fix layering between llvm-c and Support by factoring out some typedefs into Support
by David Blaikie
· 7 years ago
6a93211
[RISCV] Preserve stack space for outgoing arguments when the function contain variable size objects
by Shiva Chen
· 7 years ago
18df4f0
[X86] Fix the SNB scheduler for BLENDVB.
by Craig Topper
· 7 years ago
47ac688
Run dos2unix on a test. NFC.
by Rafael Espindola
· 7 years ago
95d1ad8
[DebugInfoPDB] Add backward support flags to PDB_NameSearchFlags
by Aaron Smith
· 7 years ago
488250e
Object: Fix handling of @@@ in .symver directive
by Vitaly Buka
· 7 years ago
32c22cb
Object: Move attribute calculation into RecordStreamer. NFC
by Vitaly Buka
· 7 years ago
8827501
[SelectionDAG] Transfer DbgValues when integer operations are promoted
by Aaron Smith
· 7 years ago
aa9b406
[MachineOutliner] AArch64: Emit CFI instructions when outlining calls
by Jessica Paquette
· 7 years ago
a1b5897
[DAGCombiner] Fix type in comment. NFC
by Craig Topper
· 7 years ago
b76a2f8
[X86] Simplify the AVX512 code in LowerTruncate a little.
by Craig Topper
· 7 years ago
c1a9456
Accept any filepath in llvm_check_source_file_list
by Serge Guelton
· 7 years ago
f19689a
[PDB] Add a method to get the full path of the source file for PDBSymbolCompiland
by Aaron Smith
· 7 years ago
bbb1893
[PDB] Add exclusive methods to derived symbol class
by Aaron Smith
· 7 years ago
5fbee8f
[Hexagon] Add REQUIRES: asserts to test/CodeGen/Hexagon/v6vec_inc1.ll
by Krzysztof Parzyszek
· 7 years ago
c643a82
Revert "Support embedding natvis files in PDBs."
by Zachary Turner
· 7 years ago
e2a3256
Remove an unused private variable.
by Zachary Turner
· 7 years ago
468ff8a
[X86] Replace a couple calls to getExtendInVec with getNode and the appropriate target independent EXTEND_VECTOR_INREG opcode.
by Craig Topper
· 7 years ago
3dd52e6
[DAG, X86] Revert r327197 "Revert r327170, r327171, r327172"
by Nirav Dave
· 7 years ago
dbc74cb
[ARM, AArch64] Check the no-stack-arg-probe attribute for dynamic stack probes
by Martin Storsjo
· 7 years ago
c12cb2c
Add cast to Type*, fix failure from r327894.
by Alina Sbirlea
· 7 years ago
c010893
Support embedding natvis files in PDBs.
by Zachary Turner
· 7 years ago
e8989cc
Make ConstantDataArray::get constructor templated. Will support signed integers.
by Alina Sbirlea
· 7 years ago
0245f1c
[AMDGPU] change test to avoid NaN math
by Sanjay Patel
· 7 years ago
8a350b5
[AMDGPU] adjust tests to be nan-free
by Sanjay Patel
· 7 years ago
187f084
[Power9]Legalize and emit code for quad-precision copySign/abs/nabs/neg/sqrt
by Lei Huang
· 7 years ago
8804752
[llvm-mca] Remove unused method from ResourceManager. NFC
by Andrea Di Biagio
· 7 years ago
de37af5
[llvm-mca] Simplify code. NFC
by Andrea Di Biagio
· 7 years ago
2518feb
[Hexagon] Add a few more lit tests
by Krzysztof Parzyszek
· 7 years ago
3c8e8f0
[X86] Add JMP16r and JMP32r to Sandybridge scheduler model.
by Craig Topper
· 7 years ago
0dec787
[X86] Remove OUT32rr/OUT8rr/OUT32ri/OUT8ri from Sandybridge scheduler model.
by Craig Topper
· 7 years ago
e7f0446
[X86] Add JCXZ/JECXZ to Sandybridge/Haswell/Broadwell/Skylake scheduler models.
by Craig Topper
· 7 years ago
3694741
[X86] Correct regular expression in Zen scheduler model that was excluding JECXZ instruction.
by Craig Topper
· 7 years ago
10888ce
[X86] Correct the SchedRW on (V)MOVAPSrr_REV and similar to match their non _REV counterparts.
by Craig Topper
· 7 years ago
328e67a
[PowerPC][Power9]Legalize and emit code for quad-precision add/div/mul/sub
by Lei Huang
· 7 years ago
f201659
[PowerPC] Make AddrSpaceCast noop
by Nemanja Ivanovic
· 7 years ago
8bb77dd
[X86] Add the rest of the TEST with immediate instructions to the scheduler models to match their 8-bit counterpart.
by Craig Topper
· 7 years ago
85724b0
[X86] Add MOV16ri*/MOV32ri*/MOV64ri* to scheduler models to match MOV8ri. Correct SchedRW and itinerary for MOV32ri64.
by Craig Topper
· 7 years ago
33cd6b5
[X86] Remove sse41 specific code from lowering v16i8 multiply
by Craig Topper
· 7 years ago
34035f0
[X86] Make the multiply and divide itineraries more consistent.
by Craig Topper
· 7 years ago
f01789a
Revert [MachineLICM] This reverts commit rL327856
by Zaara Syeda
· 7 years ago
db1b5f0
[CodeGen] Avoid handling DBG_VALUE in the LivePhysRegs (addUses,removeDefs,stepForward)
by Matt Davis
· 7 years ago
d767d0a
[demangler] Recopy the demangler from libcxxabi.
by Erik Pilkington
· 7 years ago
bf16895
[InstCombine] canonicalize fcmp+select to fabs
by Sanjay Patel
· 7 years ago
6502ebe
[MachineLICM] Add functions to MachineLICM to hoist invariant stores
by Zaara Syeda
· 7 years ago
e9aabdf
[X86] Generalize schedule classes to support multiple stages
by Simon Pilgrim
· 7 years ago
3cf01d2
[x86] put nops into the WriteNop class and customize for Jaguar
by Sanjay Patel
· 7 years ago
c27b357
Changed createTemporaryFile without FD to actually create a file.
by Ilya Biryukov
· 7 years ago
6bd41df
TableGen: Explicitly forbid self-references to field members
by Nicolai Haehnle
· 7 years ago
c9cc57b
TableGen: Check the dynamic type of !cast<Rec>(string)
by Nicolai Haehnle
· 7 years ago
0715b9e
TableGen: Explicitly test some cases of self-references and !cast errors
by Nicolai Haehnle
· 7 years ago
e0e2655
TableGen: Only fold when some operand made resolve progress
by Nicolai Haehnle
· 7 years ago
a1c1c23
TableGen: Remove OpInit::Fold
by Nicolai Haehnle
· 7 years ago
b50f559
TableGen: Move GenStrConcat to a helper function in BinOpInit
by Nicolai Haehnle
· 7 years ago
ce04a4a
TableGen: Remove the cast-from-string-to-variable-reference feature
by Nicolai Haehnle
· 7 years ago
41fae9f
AMDGPU/GlobalISel: RegBankSelect for basic int ops
by Matt Arsenault
· 7 years ago
fe57640
AMDGPU: Don't leave dead illegal VGPR->SGPR copies
by Matt Arsenault
· 7 years ago
1df3767
[NFC] Fix minor typos in comments
by Karl-Johan Karlsson
· 7 years ago
cae812c
[MergeICmps] Re-land 324317 "Enable the MergeICmps Pass by default."
by Clement Courbet
· 7 years ago
e9c814d
[ARM] Support for v4f16 and v8f16 vectors
by Sjoerd Meijer
· 7 years ago
5a0249d
Stylish change. NFC
by Xin Tong
· 7 years ago
2448ce2
[llvm-mca] Add pipeline stall events.
by Andrea Di Biagio
· 7 years ago
dc9a7c0
build_llvm_package.bat: Drop LLDB from the package.
by Hans Wennborg
· 7 years ago
ea7c1d4
[SystemZ] Bugfix of CC liveness in emitMemMemWrapper (CLC).
by Jonas Paulsson
· 7 years ago
837541c
HexagonISelLowering.cpp: fix 'enum in bool context' warning
by Hans Wennborg
· 7 years ago
abb819e
[RISCV] Peephole optimisation for load/store of global values or constant addresses
by Alex Bradbury
· 7 years ago
6e6caa0
[MSan] fix the types of RegSaveAreaPtrPtr and OverflowArgAreaPtrPtr
by Alexander Potapenko
· 7 years ago
f96dc7a
[MSan] Don't create zero offsets in getShadowPtrForArgument(). NFC
by Alexander Potapenko
· 7 years ago
1a2e502
[MSan] Introduce insertWarningFn(). NFC
by Alexander Potapenko
· 7 years ago
9958e72
[ARM] Fix warnings about missing parentheses in ARMAsmParser
by Mikhail Maltsev
· 7 years ago
51dcaa3
[SCEV] Factor out isKnownViaInduction. NFC.
by Serguei Katkov
· 7 years ago
4cf108a
[SCEV] Re-land: Fix isKnownPredicate
by Serguei Katkov
· 7 years ago
be522c69
[X86] Merge XADD8rr regular expression with XADD16rr/XADD32rr/XADD64rr in a couple scheduler models.
by Craig Topper
· 7 years ago
c479e3d
[X86] Add ADD16i16/ADD32i32/ADD64i32 and similar to the scheduler models to match ADD8i8.
by Craig Topper
· 7 years ago
f5ae846
[X6] Remove two unused InstrItinClass
by Craig Topper
· 7 years ago
Next »