Gitiles
Code Review Sign In
review.blissroms.org / platform_external_llvm80 / af4edea67b007592f9474e07d27182956e37f7f5
  1. af4edea ARM assembly, allow 'asl' as a synonym for 'lsl' in shifted-register operands. by Jim Grosbach · 14 years ago
  2. 08a7d92 Modify class ReadHardware and add definition of 64-bit version of instruction by Akira Hatanaka · 14 years ago
  3. f99c1e5 Add newline. by Akira Hatanaka · 14 years ago
  4. be7b673 Add 64-bit HWR29 register. by Akira Hatanaka · 14 years ago
  5. da86fa1 32 to 64-bit anyext pattern. by Akira Hatanaka · 14 years ago
  6. 0a18cdc 32 to 64-bit zext pattern. by Akira Hatanaka · 14 years ago
  7. 9fa0a74 ARM two-operand aliases for VAND/VEOR/VORR instructions. by Jim Grosbach · 14 years ago
  8. 30a264e ARM two-operand aliases for VADDW instructions. by Jim Grosbach · 14 years ago
  9. d900441 ARM two-operand aliases for VADD instructions. by Jim Grosbach · 14 years ago
  10. 32c5981 Flesh out a bit more of the bitcode use-list ordering preservation code. by Chad Rosier · 14 years ago
  11. d1bcf0d Variable cleanup. Based on past patch submittals variable names have by Bruno Cardoso Lopes · 14 years ago
  12. 0e6307f Make sure we correctly set LiveRegGens when a call is unscheduled. <rdar://problem/10460321>. No testcase because this is very sensitive to scheduling. by Eli Friedman · 14 years ago
  13. 2c78be0 64-bit WrapperPICPat patterns. by Akira Hatanaka · 14 years ago
  14. d45162b configure: Don't warn about compiler-rt checked out into projects/. by Daniel Dunbar · 14 years ago
  15. 30c44e1 Fix an assertion in the scheduler. PR11386. No testcase included because it's rather delicate. by Eli Friedman · 14 years ago
  16. 20aa12a Define base class for WrapperPICPat. by Akira Hatanaka · 14 years ago
  17. 7398bf0 Modify LowerFCOPYSIGN to handle Mips64. by Akira Hatanaka · 14 years ago
  18. 837b4e4 Update bcanalyzer to handle new USELIST_BLOCK/USELIST_CODE_ENTRY. by Chad Rosier · 14 years ago
  19. cbbb096 Begin adding experimental support for preserving use-list ordering of bitcode by Chad Rosier · 14 years ago
  20. e77ae2d These global variables aren't thread-safe, STATISTIC is. Andy Trick tells me by Nick Lewycky · 14 years ago
  21. 6de29c5 Have cmake build llvm-cov. Patch by arrowdodger. by Duncan Sands · 14 years ago
  22. 4e6c03f ValueEnumerator - debug dump(). by Chad Rosier · 14 years ago
  23. bd15090 Fix comment. by Akira Hatanaka · 14 years ago
  24. 3bdc03a Fix comment. by Akira Hatanaka · 14 years ago
  25. 4d0eb63 Fix 64-bit immediate patterns. by Akira Hatanaka · 14 years ago
  26. 4f66a05 Nuke inadvertant debugging commit. by Jim Grosbach · 14 years ago
  27. 577b091 Darwin assembler improved relocs when w/o subsections_via_symbols. by Jim Grosbach · 14 years ago
  28. feb468a Remove unneeded semicolon. Skip two looking up at BlockChain. by Jakub Staszak · 14 years ago
  29. 8524bca Thumb2 alias for long-form pop and friends. rdar://10542474 by Jim Grosbach · 14 years ago
  30. 996ff14 Also pass in correct initializer here. by Bill Wendling · 14 years ago
  31. 9a70df9 ARM support the .arm and .thumb directives for assembly mode switching. by Jim Grosbach · 14 years ago
  32. 465becf Correct initializer in example. by Bill Wendling · 14 years ago
  33. 470855b ARM NEON VCLT(register) is a pseudo aliasing VCGT(register). by Jim Grosbach · 14 years ago
  34. d552a64 Tidy up. Move MachO tests to MachO directory. by Jim Grosbach · 14 years ago
  35. 0ea3a0c Remove unused include. by Duncan Sands · 14 years ago
  36. a3e585d When doing "opt -O2" verify the bitcode like is done for by Duncan Sands · 14 years ago
  37. d802326 Fix a bunch of SSE/AVX patterns to use proper memop types. In particular, not using integer loads other than v2i64/v4i64 since the others are all promoted. by Craig Topper · 14 years ago
  38. b3ec329 Adjust the stack by one pointer size for all frameless stacks. by Bill Wendling · 14 years ago
  39. c617513 Fix off-by-one error when encoding the stack size for a frameless stack. by Bill Wendling · 14 years ago
  40. 5a96b3d Add bundle aware API for querying instruction properties and switch the code by Evan Cheng · 14 years ago
  41. 5729c58 Adding missing anchor to DATDeltaAlgorithm. by David Blaikie · 14 years ago
  42. 234bb38 make CR spill and restore 64-bit clean (no functional change), and fix some other problems found with -verify-machineinstrs by Hal Finkel · 14 years ago
  43. 6d0e014 make base register selection used in eliminateFrameIndex 64-bit clean by Hal Finkel · 14 years ago
  44. ae37cd0 set mayStore and mayLoad on CR pseudos by Hal Finkel · 14 years ago
  45. 7ad6b7d 64-bit LR8 load should use X11 not R11 by Hal Finkel · 14 years ago
  46. 2fe71c5 Eliminate delta argument from AdjustBBOffsetsAfter. by Jakob Stoklund Olesen · 14 years ago
  47. a26811e Compute some alignment information for each basic block. by Jakob Stoklund Olesen · 14 years ago
  48. 1c663fe Zap unnecessary isIntDivCheap() check. PR11485. No testcase because this doesn't affect any in-tree target. by Eli Friedman · 14 years ago
  49. 1ceef1a ARM tidy up and remove no longer needed InstAlias definitions. by Jim Grosbach · 14 years ago
  50. 5bb3253 Move common expression into a method. by Jakob Stoklund Olesen · 14 years ago
  51. 9f3d220 ARM Implement ARM ARM Table A7-3 via TokenAlias. by Jim Grosbach · 14 years ago
  52. a3f331b Group BBSizes and BBOffsets into a single vector<BasicBlockInfo>. by Jakob Stoklund Olesen · 14 years ago
  53. 0400345 Add missing check. by Jakob Stoklund Olesen · 14 years ago
  54. 3b8991c ARM: NEON SHLL instruction immediate operand range checking. by Jim Grosbach · 14 years ago
  55. f91abd2 Support vector bitcasts in the AsmPrinter. PR11495. by Eli Friedman · 14 years ago
  56. e3d3572 Add a few moreLocal/Global R_MIPS_GOT related fixups and by Bruno Cardoso Lopes · 14 years ago
  57. 2068215 Add MachineOperand IsInternalRead flag. by Jakob Stoklund Olesen · 14 years ago
  58. 2632344 Fix an optimization involving EXTRACT_SUBVECTOR in DAGCombine so it behaves correctly. PR11494. by Eli Friedman · 14 years ago
  59. c9040b3 Remove unneeded type. by Jakub Staszak · 14 years ago
  60. 4e41395 ARM: Parameterize the immediate operand type for NEON VSHLL. by Jim Grosbach · 14 years ago
  61. e6d81ad - Remove unneeded #includes. by Jakub Staszak · 14 years ago
  62. a66512e Extend AsmMatcher token literal matching to allow aliasing. by Jim Grosbach · 14 years ago
  63. f8de54f Make Release Notes HTML 4.01 Strict. by Jakub Staszak · 14 years ago
  64. 309fc86 llvm-build: Don't generate duplicate dependencies when LLVMBuild files define by Daniel Dunbar · 14 years ago
  65. 6805b56 Add documentation for machine-independent DFA packetizer by Anshuman Dasgupta · 14 years ago
  66. 6fbea43 Revert r145971: "Use conservative size estimate for tBR_JTr." by Jakob Stoklund Olesen · 14 years ago
  67. 44762ca Add link to builtin_expect in Release Notes. by Jakub Staszak · 14 years ago
  68. 054a8be Re-enable compact unwind. It seems to work now. <rdar://problem/10441838> by Bill Wendling · 14 years ago
  69. 84d518a Explicitly check for the different SUB instructions. by Bill Wendling · 14 years ago
  70. 7c2a4a3 First chunk of MachineInstr bundle support. by Evan Cheng · 14 years ago
  71. 3d5d8f6 Tidy up. Fix naming convention stuff for some internal functions. by Jim Grosbach · 14 years ago
  72. d25c278 Use conservative size estimate for tBR_JTr. by Jakob Stoklund Olesen · 14 years ago
  73. 305e5fe Remove alignment from deserted constant islands. by Jakob Stoklund Olesen · 14 years ago
  74. 581ac27 Encode the total stack if there isn't a frame. by Bill Wendling · 14 years ago
  75. 57a3cd2 * Add a macro to remove a magic number. by Bill Wendling · 14 years ago
  76. f2e9445 Pretty-print basic block alignment. by Jakob Stoklund Olesen · 14 years ago
  77. 93e9d3a Add link to llvm.expect in Release Notes. by Jakub Staszak · 14 years ago
  78. 099730d delaying restore-cr changed assigned registers in some tests by Hal Finkel · 14 years ago
  79. 327ca3a add a test case that uses RESTORE_CR by Hal Finkel · 14 years ago
  80. d21e930 add RESTORE_CR and support CR unspills by Hal Finkel · 14 years ago
  81. 16588e7 remove old FIXME by Hal Finkel · 14 years ago
  82. 5b2c497 Check the correct value for small stack sizes. Also modify some comments. by Bill Wendling · 14 years ago
  83. 75e14e0 For a small sized stack, we encode that value directly with no "stack adjust" value. by Bill Wendling · 14 years ago
  84. 4c7ffb6 PTX: Continue to fix up the register mess. by Justin Holewinski · 14 years ago
  85. e37a83f PTX: Encode registers as unsigned values in the MC asm printer instead of using external symbols by Justin Holewinski · 14 years ago
  86. 464f3a3 use space star instead of star space by Sebastian Pop · 14 years ago
  87. f6f77e9 add missing point at the end of sentences by Sebastian Pop · 14 years ago
  88. 88c0914 Simplify common predecessor finding. by Benjamin Kramer · 14 years ago
  89. 85dadec Push StringRefs through the metadata interface. by Benjamin Kramer · 14 years ago
  90. fe03315 Add X86ISD::HADD/HSUB to getTargetNodeName by Craig Topper · 14 years ago
  91. cb6bd11 Fix a bunch of SSE/AVX patterns to use v2i64/v4i64 loads since all other integer vector loads are promoted to those. by Craig Topper · 14 years ago
  92. 34671b8 Merge floating point and integer UNPCK X86ISD node types. by Craig Topper · 14 years ago
  93. 18851ed test/MC: Introduce MC/MachO/ARM, and relocate relax-thumb2-branches.s into it. by NAKAMURA Takumi · 14 years ago
  94. 3d8c2ce Clean up some of the shuffle decoding code for UNPCK instructions. Add instruction commenting for AVX/AVX2 forms for integer UNPCKs. by Craig Topper · 14 years ago
  95. 23261af ARM mode 'mul' operand ordering tweak. by Jim Grosbach · 14 years ago
  96. cf9814d Thumb2: MUL two-operand form encoding operand order fix. by Jim Grosbach · 14 years ago
  97. 1ff73d7 Merge isSHUFPMask and isCommutedSHUFPMask into single function that can do both. Do the same for the 256-bit version. Use loops to reduce size of isVSHUFPYMask. Fix test cases that were incorrectly passing due to isCommutedSHUFPMask not checking for the vector being 128-bit. This caused some 256-bit shuffles to be incorrectly commuted. by Craig Topper · 14 years ago
  98. df33e0d Thumb2 encoding choice correction for PLD. by Jim Grosbach · 14 years ago
  99. 286ea03 test/MC: Move relax-thumb2-branches.s from MC/MachO/ to MC/ARM. by NAKAMURA Takumi · 14 years ago
  100. e1a2984 Fix a subtle semantic issue with poison values that came up in by Dan Gohman · 14 years ago