Gitiles
Code Review Sign In
review.blissroms.org / platform_external_llvm80 / f4ab63f3d8efa70053786d8a0e57b3bf76ae4ee5
  1. f4ab63f Implement getUniqueID for directories on windows. by Rafael Espindola · 12 years ago
  2. 8838da6 [mips] Define "bal" as a pseudo instruction. Also, fix bug in the InstAlias that by Akira Hatanaka · 12 years ago
  3. ed0a016 Remove dead code. by Rafael Espindola · 12 years ago
  4. c0173e6 Down-scale slot index distance to save bits. by Andrew Trick · 12 years ago
  5. c0c9205 whitespace by Andrew Trick · 12 years ago
  6. d71efff MI Sched: Track live-thru registers. by Andrew Trick · 12 years ago
  7. 1e46fcd MI Sched fix: assert "Disconnected LRG within the scheduling region." by Andrew Trick · 12 years ago
  8. 8717679 [Sparc] Rewrite MBB's live-in registers for leaf functions. Also, add by Venkatraman Govindaraju · 12 years ago
  9. 264e92d Implement TokenizeWindowsCommandLine. by Rui Ueyama · 12 years ago
  10. f6de55f Fix parameter ordering bug in createDebugIRPass() by Daniel Malea · 12 years ago
  11. e3d60ac R600/SI: Expand vector fp <-> int conversions by Tom Stellard · 12 years ago
  12. b67775d This patch implements parsing of mips FCC register operands. The example instructions have been added to test files. by Vladimir Medic · 12 years ago
  13. d6a721b Fix underscore to be the proper length. by Bill Wendling · 12 years ago
  14. f7f22a6 [ARM] check bitwidth in PerformORCombine by Saleem Abdulrasool · 12 years ago
  15. bcbb5da Remove more dead documentation. by Rafael Espindola · 12 years ago
  16. 80cdaf3 [Sparc] Use call's debugloc for the unimp instruction. by Venkatraman Govindaraju · 12 years ago
  17. 646cd79 [PowerPC] Skeletal FastISel support for 64-bit PowerPC ELF. by Bill Schmidt · 12 years ago
  18. 15d1b85 [R600] Replicate old DAGCombiner behavior in target specific DAG combine. by Quentin Colombet · 12 years ago
  19. 75c9433 [DAGCombiner] insert_vector_elt: Avoid building a vector twice. by Quentin Colombet · 12 years ago
  20. 3466fb1 Move file to X86 and add a triple to fix darwin bots for now. by Eric Christopher · 12 years ago
  21. 86aa03d Fix a truly egregious thinko in anonymous namespace check, by Eric Christopher · 12 years ago
  22. 944aa2b Make sure we don't emit an ODR hash for types with no name and make by Eric Christopher · 12 years ago
  23. 407ec14 Clarify comments for types contained in anonymous namespaces and odr hashes. by Eric Christopher · 12 years ago
  24. be48204 Elaborate a bit on the type unit and ODR conditional code. by Eric Christopher · 12 years ago
  25. e091379 Make file_status::getUniqueID const. by Rafael Espindola · 12 years ago
  26. 1fde907 Delete documentation for deleted options. by Rafael Espindola · 12 years ago
  27. 3ed45fe Include st_dev to make the result of getUniqueID actually unique. by Rafael Espindola · 12 years ago
  28. 096880b Debug Info: enable verifier for testing cases. by Manman Ren · 12 years ago
  29. c0fa31d [mips] Add comment and simplify function. by Akira Hatanaka · 12 years ago
  30. 1aaa5cb Add the C source code to the test to make it easier to update when debug info changes. by Nadav Rotem · 12 years ago
  31. 79c6bee SLPVectorier: update the debug location for the new instructions. by Nadav Rotem · 12 years ago
  32. d513b40 Debug Info: update testing cases to pass verifier. by Manman Ren · 12 years ago
  33. fdbea51 Use proper section suffix for COFF weak symbols by Nico Rieck · 12 years ago
  34. 944061c Proper va_arg/va_copy lowering on win64 by Nico Rieck · 12 years ago
  35. cc6933b Re-application of 187310. Re-enabling warning C4275 for MSVC 11 and up, but not MSVC 10 since it is still required there. by Aaron Ballman · 12 years ago
  36. cf48cf2 Add support for the 's' operation to llvm-ar. by Rafael Espindola · 12 years ago
  37. c63dce3 MC: Support larger COFF string tables by Nico Rieck · 12 years ago
  38. c16babf ExceptionDemo.cpp: Tweak a @param. [-Wdocumentation] by NAKAMURA Takumi · 12 years ago
  39. 9e03691 Some Intel Penryn CPUs come with SSE4 disabled. Detect them as core 2. by Benjamin Kramer · 12 years ago
  40. fd79485 Allow generation of vmla.f32 instructions when targeting Cortex-A15. The patch also adds the VFP4 feature to Cortex-A15 and fixes the DontUseFusedMAC predicate so that we can still generate vmla.f32 instructions on non-darwin targets with VFP4. by Silviu Baranga · 12 years ago
  41. 3d906e9 test commit by Robert Lytton · 12 years ago
  42. e1361ec Teach the AllocaPromoter which is wrapped around the SSAUpdater by Chandler Carruth · 12 years ago
  43. 3202f6c Don't vectorize when the attribute NoImplicitFloat is used. by Nadav Rotem · 12 years ago
  44. 15658b2 Fix -Wdocumentation warnings. by Rafael Espindola · 12 years ago
  45. 064a686 Update comments for SSAUpdater to use the modern doxygen comment by Chandler Carruth · 12 years ago
  46. d953bcd Remove use of sprintf added to X86 disassembler tablegen code. Send message with instruction name to errs() instead and use a generic message for the llvm_unreachable. Consistent with other places in this file. by Craig Topper · 12 years ago
  47. 7f81702 Partial revert of 187310; it seems MSVC 10 still spits out this warning, but MSVC 11 does not. by Aaron Ballman · 12 years ago
  48. 65f12f1 Temporarily revert r187323 until I update SSAUpdater to match mem2reg. by Chandler Carruth · 12 years ago
  49. dc8a318 fixed compilation issue by Elena Demikhovsky · 12 years ago
  50. c18f4ef Added encoding prefixes for KNL instructions (EVEX). by Elena Demikhovsky · 12 years ago
  51. cea60af Now that mem2reg understands how to cope with a slightly wider set of by Chandler Carruth · 12 years ago
  52. 6c3a95d Thread DataLayout through the callers and into mem2reg. This will be by Chandler Carruth · 12 years ago
  53. f5b9110 [PowerPC] Add comment explaining preprocessor directive. by Bill Schmidt · 12 years ago
  54. eec2173 Revert 187318 by Bill Schmidt · 12 years ago
  55. 8faa990 [PowerPC] Remove unnecessary preprocessor checking. by Bill Schmidt · 12 years ago
  56. 1aaaf34 Update the comment by Nadav Rotem · 12 years ago
  57. ca4d2e6 [APFloat] Make all arithmetic operations with NaN produce positive NaNs. by Michael Gottesman · 12 years ago
  58. 060d34b [APFloat] Move setting fcNormal in zeroSignificand() to calling code. by Michael Gottesman · 12 years ago
  59. 7ffc854 [APFloat] Removed nextafter from missing operations since it is implemented in APFloat::next. by Michael Gottesman · 12 years ago
  60. 9df33cb Re-enabling some more MSVC warnings; all of these compile cleanly with no further changes required. by Aaron Ballman · 12 years ago
  61. fe655dc Minor code simplification suggested by Duncan by Matt Arsenault · 12 years ago
  62. 1faea8f DwarfDebug: MD5 is always little endian, bswap on big endian platforms. by Benjamin Kramer · 12 years ago
  63. 214de30 Create a constant pool symbol for the GOT in the ARMCGBR the same way we by Chandler Carruth · 12 years ago
  64. 6c54b3d Fix yet another memory leak found by the vg-leak bot. Folks (including by Chandler Carruth · 12 years ago
  65. 05497cc Fix a memory leak in the debug emission by simply not allocating memory. by Chandler Carruth · 12 years ago
  66. 3788643 Fix a memory leak in the hexagon scheduler. We call initialize here more by Chandler Carruth · 12 years ago
  67. 89934cb Don't use all the #ifdefs to hide the stats counters and instead rely on by Chandler Carruth · 12 years ago
  68. 33ae899 Merge the removal of dead instructions and lifetime markers with the by Chandler Carruth · 12 years ago
  69. fb49c51 Re-enabling a warning in MSVC mode now that r187292 fixed the only instance of the warning. by Aaron Ballman · 12 years ago
  70. 20f5541 SimplifyCFG: Add missing tests from r187278 by Tom Stellard · 12 years ago
  71. c2c008a Update this CMakeLists.txt for r187283 too. by Nick Lewycky · 12 years ago
  72. 2d69cc4 Debug Info Verifier: verify SPs in llvm.dbg.sp. by Manman Ren · 12 years ago
  73. b66d765 Also update CMakeLists.txt for r187283. by Nick Lewycky · 12 years ago
  74. 81e4804 Reimplement isPotentiallyReachable to make nocapture deduction much stronger. by Nick Lewycky · 12 years ago
  75. 332af10 Re-enabling some more MSVC warnings; all of these compile cleanly with no further changes required. by Aaron Ballman · 12 years ago
  76. 57e6b2d SimplifyCFG: Use parallel-and and parallel-or mode to consolidate branch conditions by Tom Stellard · 12 years ago
  77. 018696d Move the default back to pipefail. I accidentally reverted it before. by Rafael Espindola · 12 years ago
  78. c16ab3e Propagate pipefail when cloning. by Rafael Espindola · 12 years ago
  79. 67a38a2 SLP Vectorier: Don't vectorize really short chains because they are already handled by the SelectionDAG store-vectorizer, which does a better job in deciding when to vectorize. by Nadav Rotem · 12 years ago
  80. a629c3a SLP Vectorizer: Disable the vectorization of non power of two chains, such as <3 x float>, because we dont have a good cost model for these types. by Nadav Rotem · 12 years ago
  81. c1bb2d4 Use pipefail when available. by Rafael Espindola · 12 years ago
  82. e7e612f next batch of -disable-debug-info-verifier by Rafael Espindola · 12 years ago
  83. 496cf23 Revert "[PowerPC] Improve consistency in use of __ppc__, __powerpc__, etc." by Rafael Espindola · 12 years ago
  84. 107c578 Fix variable name. by Owen Anderson · 12 years ago
  85. 252d416 Re-enabling the C4065 warning for MSVC builds as it no longer fires due to tablegen. by Aaron Ballman · 12 years ago
  86. e130dc6 Use a non-c'tor for converting a boolean into a StringRef. by Bill Wendling · 12 years ago
  87. 0c326f0 When InstCombine tries to fold away (fsub x, (fneg y)) into (fadd x, y), it is by Owen Anderson · 12 years ago
  88. d063a32 [PowerPC] Improve consistency in use of __ppc__, __powerpc__, etc. by Bill Schmidt · 12 years ago
  89. 388d322 Use more parens to clarify assert. by Eric Christopher · 12 years ago
  90. 0be3191 Remove addLetterToHash, no functional change. by Eric Christopher · 12 years ago
  91. 9758562 [mips] Implement llvm.trap intrinsic. by Akira Hatanaka · 12 years ago
  92. 407883b [mips] Fix FP conditional move instructions to have explicit FP condition code by Akira Hatanaka · 12 years ago
  93. 8b68480 Add missing 'n'. by Rafael Espindola · 12 years ago
  94. 83d8ef1 [mips] Fix FP branch instructions to have explicit FP condition code register by Akira Hatanaka · 12 years ago
  95. ce0a123 Debug Info Verifier: enable verification of DICompileUnit. by Manman Ren · 12 years ago
  96. 0fc641d [mips] Increase the number of floating point condition code registers to eight. by Akira Hatanaka · 12 years ago
  97. 9955cb9 [mips] Fix floating point branch, comparison, and conditional move instructions by Akira Hatanaka · 12 years ago
  98. d6a7ea2 [mips] Delete register print method MipsInstPrinter::printCPURegs that is not by Akira Hatanaka · 12 years ago
  99. 9b06dd6 [mips] Print instructions "beq", "bne" and "or" using assembler pseudo by Akira Hatanaka · 12 years ago
  100. b390abc Remove trailing whitespace. by Stephen Lin · 12 years ago