blob: e321b9e3aa6cc168f9fa345bfa24d0520885ca13 [file] [log] [blame]
Alexey Frunzee3fb2452016-05-10 16:08:05 -07001/*
2 * Copyright (C) 2016 The Android Open Source Project
3 *
4 * Licensed under the Apache License, Version 2.0 (the "License");
5 * you may not use this file except in compliance with the License.
6 * You may obtain a copy of the License at
7 *
8 * http://www.apache.org/licenses/LICENSE-2.0
9 *
10 * Unless required by applicable law or agreed to in writing, software
11 * distributed under the License is distributed on an "AS IS" BASIS,
12 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13 * See the License for the specific language governing permissions and
14 * limitations under the License.
15 */
16
17#include "pc_relative_fixups_mips.h"
18#include "code_generator_mips.h"
19#include "intrinsics_mips.h"
20
21namespace art {
22namespace mips {
23
24/**
25 * Finds instructions that need the constant area base as an input.
26 */
27class PCRelativeHandlerVisitor : public HGraphVisitor {
28 public:
29 PCRelativeHandlerVisitor(HGraph* graph, CodeGenerator* codegen)
30 : HGraphVisitor(graph),
31 codegen_(down_cast<CodeGeneratorMIPS*>(codegen)),
32 base_(nullptr) {}
33
34 void MoveBaseIfNeeded() {
35 if (base_ != nullptr) {
36 // Bring the base closer to the first use (previously, it was in the
37 // entry block) and relieve some pressure on the register allocator
38 // while avoiding recalculation of the base in a loop.
39 base_->MoveBeforeFirstUserAndOutOfLoops();
Alexey Frunze06a46c42016-07-19 15:00:40 -070040 // Computing the base for PC-relative literals will clobber RA with
41 // the NAL instruction on R2. Take a note of this before generating
42 // the method entry.
43 codegen_->ClobberRA();
Alexey Frunzee3fb2452016-05-10 16:08:05 -070044 }
45 }
46
47 private:
Alexey Frunzee3fb2452016-05-10 16:08:05 -070048 void InitializePCRelativeBasePointer() {
49 // Ensure we only initialize the pointer once.
50 if (base_ != nullptr) {
51 return;
52 }
53 // Insert the base at the start of the entry block, move it to a better
54 // position later in MoveBaseIfNeeded().
55 base_ = new (GetGraph()->GetArena()) HMipsComputeBaseMethodAddress();
56 HBasicBlock* entry_block = GetGraph()->GetEntryBlock();
57 entry_block->InsertInstructionBefore(base_, entry_block->GetFirstInstruction());
58 DCHECK(base_ != nullptr);
59 }
60
Alexey Frunze06a46c42016-07-19 15:00:40 -070061 void VisitLoadClass(HLoadClass* load_class) OVERRIDE {
62 HLoadClass::LoadKind load_kind = load_class->GetLoadKind();
63 switch (load_kind) {
64 case HLoadClass::LoadKind::kBootImageLinkTimeAddress:
65 case HLoadClass::LoadKind::kBootImageAddress:
66 case HLoadClass::LoadKind::kBootImageLinkTimePcRelative:
67 // Add a base register for PC-relative literals on R2.
68 InitializePCRelativeBasePointer();
69 load_class->AddSpecialInput(base_);
70 break;
71 default:
72 break;
73 }
74 }
75
76 void VisitLoadString(HLoadString* load_string) OVERRIDE {
77 HLoadString::LoadKind load_kind = load_string->GetLoadKind();
78 switch (load_kind) {
79 case HLoadString::LoadKind::kBootImageLinkTimeAddress:
80 case HLoadString::LoadKind::kBootImageAddress:
81 case HLoadString::LoadKind::kBootImageLinkTimePcRelative:
Vladimir Markoaad75c62016-10-03 08:46:48 +000082 case HLoadString::LoadKind::kBssEntry:
Alexey Frunze06a46c42016-07-19 15:00:40 -070083 // Add a base register for PC-relative literals on R2.
84 InitializePCRelativeBasePointer();
85 load_string->AddSpecialInput(base_);
86 break;
87 default:
88 break;
89 }
90 }
91
Alexey Frunze96b66822016-09-10 02:32:44 -070092 void VisitPackedSwitch(HPackedSwitch* switch_insn) OVERRIDE {
93 if (switch_insn->GetNumEntries() <=
94 InstructionCodeGeneratorMIPS::kPackedSwitchJumpTableThreshold) {
95 return;
96 }
97 // We need to replace the HPackedSwitch with a HMipsPackedSwitch in order to
98 // address the constant area.
99 InitializePCRelativeBasePointer();
100 HGraph* graph = GetGraph();
101 HBasicBlock* block = switch_insn->GetBlock();
102 HMipsPackedSwitch* mips_switch = new (graph->GetArena()) HMipsPackedSwitch(
103 switch_insn->GetStartValue(),
104 switch_insn->GetNumEntries(),
105 switch_insn->InputAt(0),
106 base_,
107 switch_insn->GetDexPc());
108 block->ReplaceAndRemoveInstructionWith(switch_insn, mips_switch);
109 }
110
Alexey Frunzee3fb2452016-05-10 16:08:05 -0700111 CodeGeneratorMIPS* codegen_;
112
113 // The generated HMipsComputeBaseMethodAddress in the entry block needed as an
114 // input to the HMipsLoadFromConstantTable instructions.
115 HMipsComputeBaseMethodAddress* base_;
116};
117
118void PcRelativeFixups::Run() {
119 CodeGeneratorMIPS* mips_codegen = down_cast<CodeGeneratorMIPS*>(codegen_);
120 if (mips_codegen->GetInstructionSetFeatures().IsR6()) {
121 // Do nothing for R6 because it has PC-relative addressing.
Alexey Frunzee3fb2452016-05-10 16:08:05 -0700122 return;
123 }
124 if (graph_->HasIrreducibleLoops()) {
125 // Do not run this optimization, as irreducible loops do not work with an instruction
126 // that can be live-in at the irreducible loop header.
127 return;
128 }
129 PCRelativeHandlerVisitor visitor(graph_, codegen_);
130 visitor.VisitInsertionOrder();
131 visitor.MoveBaseIfNeeded();
132}
133
134} // namespace mips
135} // namespace art