Gitiles
Code Review Sign In
review.blissroms.org / platform_bionic / d0be7c8f9a06b3ca8ea7647ea35c8f9dc63f0fe1 / . / libc / kernel / common / linux / serial_reg.h
blob: 5df79e1766d9463e8a57100e1450c56958d5268c [file] [log] [blame]
The Android Open Source Project1dc9e472009-03-03 19:28:35 -0800[diff] [blame]1/****************************************************************************
2 ****************************************************************************
3 ***
4 *** This header was automatically generated from a Linux kernel header
5 *** of the same name, to make information necessary for userspace to
6 *** call into the kernel available to libc. It contains only constants,
7 *** structures, and macros generated from the original header, and thus,
8 *** contains no copyrightable information.
9 ***
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]10 *** To edit the content of this header, modify the corresponding
11 *** source file (e.g. under external/kernel-headers/original/) then
12 *** run bionic/libc/kernel/tools/update_all.py
13 ***
14 *** Any manual change here will be lost the next time this script will
15 *** be run. You've been warned!
16 ***
The Android Open Source Project1dc9e472009-03-03 19:28:35 -0800[diff] [blame]17 ****************************************************************************
18 ****************************************************************************/
19#ifndef _LINUX_SERIAL_REG_H
20#define _LINUX_SERIAL_REG_H
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]21#define UART_RX 0
22#define UART_TX 0
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]23/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]24#define UART_IER 1
25#define UART_IER_MSI 0x08
26#define UART_IER_RLSI 0x04
27#define UART_IER_THRI 0x02
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]28/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]29#define UART_IER_RDI 0x01
30#define UART_IERX_SLEEP 0x10
31#define UART_IIR 2
32#define UART_IIR_NO_INT 0x01
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]33/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]34#define UART_IIR_ID 0x06
35#define UART_IIR_MSI 0x00
36#define UART_IIR_THRI 0x02
37#define UART_IIR_RDI 0x04
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]38/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]39#define UART_IIR_RLSI 0x06
40#define UART_FCR 2
41#define UART_FCR_ENABLE_FIFO 0x01
42#define UART_FCR_CLEAR_RCVR 0x02
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]43/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]44#define UART_FCR_CLEAR_XMIT 0x04
45#define UART_FCR_DMA_SELECT 0x08
The Android Open Source Project1dc9e472009-03-03 19:28:35 -0800[diff] [blame]46#define UART_FCR_R_TRIG_00 0x00
47#define UART_FCR_R_TRIG_01 0x40
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]48/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
The Android Open Source Project1dc9e472009-03-03 19:28:35 -0800[diff] [blame]49#define UART_FCR_R_TRIG_10 0x80
50#define UART_FCR_R_TRIG_11 0xc0
51#define UART_FCR_T_TRIG_00 0x00
52#define UART_FCR_T_TRIG_01 0x10
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]53/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
The Android Open Source Project1dc9e472009-03-03 19:28:35 -0800[diff] [blame]54#define UART_FCR_T_TRIG_10 0x20
55#define UART_FCR_T_TRIG_11 0x30
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]56#define UART_FCR_TRIGGER_MASK 0xC0
57#define UART_FCR_TRIGGER_1 0x00
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]58/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]59#define UART_FCR_TRIGGER_4 0x40
60#define UART_FCR_TRIGGER_8 0x80
61#define UART_FCR_TRIGGER_14 0xC0
62#define UART_FCR6_R_TRIGGER_8 0x00
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]63/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]64#define UART_FCR6_R_TRIGGER_16 0x40
65#define UART_FCR6_R_TRIGGER_24 0x80
66#define UART_FCR6_R_TRIGGER_28 0xC0
67#define UART_FCR6_T_TRIGGER_16 0x00
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]68/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]69#define UART_FCR6_T_TRIGGER_8 0x10
70#define UART_FCR6_T_TRIGGER_24 0x20
71#define UART_FCR6_T_TRIGGER_30 0x30
72#define UART_FCR7_64BYTE 0x20
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]73/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]74#define UART_LCR 3
75#define UART_LCR_DLAB 0x80
76#define UART_LCR_SBC 0x40
77#define UART_LCR_SPAR 0x20
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]78/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]79#define UART_LCR_EPAR 0x10
80#define UART_LCR_PARITY 0x08
81#define UART_LCR_STOP 0x04
82#define UART_LCR_WLEN5 0x00
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]83/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]84#define UART_LCR_WLEN6 0x01
85#define UART_LCR_WLEN7 0x02
86#define UART_LCR_WLEN8 0x03
87#define UART_MCR 4
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]88/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]89#define UART_MCR_CLKSEL 0x80
90#define UART_MCR_TCRTLR 0x40
91#define UART_MCR_XONANY 0x20
92#define UART_MCR_AFE 0x20
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]93/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]94#define UART_MCR_LOOP 0x10
95#define UART_MCR_OUT2 0x08
96#define UART_MCR_OUT1 0x04
97#define UART_MCR_RTS 0x02
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]98/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]99#define UART_MCR_DTR 0x01
100#define UART_LSR 5
101#define UART_LSR_TEMT 0x40
102#define UART_LSR_THRE 0x20
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]103/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]104#define UART_LSR_BI 0x10
105#define UART_LSR_FE 0x08
106#define UART_LSR_PE 0x04
107#define UART_LSR_OE 0x02
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]108/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]109#define UART_LSR_DR 0x01
110#define UART_MSR 6
111#define UART_MSR_DCD 0x80
112#define UART_MSR_RI 0x40
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]113/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]114#define UART_MSR_DSR 0x20
115#define UART_MSR_CTS 0x10
116#define UART_MSR_DDCD 0x08
117#define UART_MSR_TERI 0x04
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]118/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]119#define UART_MSR_DDSR 0x02
120#define UART_MSR_DCTS 0x01
121#define UART_MSR_ANY_DELTA 0x0F
122#define UART_SCR 7
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]123/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]124#define UART_DLL 0
125#define UART_DLM 1
126#define UART_EFR 2
127#define UART_EFR_CTS 0x80
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]128/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]129#define UART_EFR_RTS 0x40
130#define UART_EFR_SCD 0x20
131#define UART_EFR_ECB 0x10
132#define UART_XON1 4
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]133/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]134#define UART_XON2 5
135#define UART_XOFF1 6
136#define UART_XOFF2 7
137#define UART_TI752_TCR 6
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]138/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]139#define UART_TI752_TLR 7
140#define UART_TRG 0
The Android Open Source Project1dc9e472009-03-03 19:28:35 -0800[diff] [blame]141#define UART_TRG_1 0x01
142#define UART_TRG_4 0x04
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]143/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
The Android Open Source Project1dc9e472009-03-03 19:28:35 -0800[diff] [blame]144#define UART_TRG_8 0x08
145#define UART_TRG_16 0x10
146#define UART_TRG_32 0x20
147#define UART_TRG_64 0x40
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]148/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
The Android Open Source Project1dc9e472009-03-03 19:28:35 -0800[diff] [blame]149#define UART_TRG_96 0x60
150#define UART_TRG_120 0x78
151#define UART_TRG_128 0x80
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]152#define UART_FCTR 1
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]153/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]154#define UART_FCTR_RTS_NODELAY 0x00
The Android Open Source Project1dc9e472009-03-03 19:28:35 -0800[diff] [blame]155#define UART_FCTR_RTS_4DELAY 0x01
156#define UART_FCTR_RTS_6DELAY 0x02
157#define UART_FCTR_RTS_8DELAY 0x03
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]158/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]159#define UART_FCTR_IRDA 0x04
160#define UART_FCTR_TX_INT 0x08
161#define UART_FCTR_TRGA 0x00
162#define UART_FCTR_TRGB 0x10
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]163/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]164#define UART_FCTR_TRGC 0x20
165#define UART_FCTR_TRGD 0x30
166#define UART_FCTR_SCR_SWAP 0x40
167#define UART_FCTR_RX 0x00
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]168/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]169#define UART_FCTR_TX 0x80
170#define UART_EMSR 7
171#define UART_EMSR_FIFO_COUNT 0x01
172#define UART_EMSR_ALT_COUNT 0x02
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]173/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]174#define UART_IER_DMAE 0x80
175#define UART_IER_UUE 0x40
176#define UART_IER_NRZE 0x20
177#define UART_IER_RTOIE 0x10
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]178/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]179#define UART_IIR_TOD 0x08
180#define UART_FCR_PXAR1 0x00
181#define UART_FCR_PXAR8 0x40
182#define UART_FCR_PXAR16 0x80
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]183/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]184#define UART_FCR_PXAR32 0xc0
185#define UART_ASR 0x01
186#define UART_RFL 0x03
187#define UART_TFL 0x04
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]188/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]189#define UART_ICR 0x05
190#define UART_ACR 0x00
191#define UART_CPR 0x01
192#define UART_TCR 0x02
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]193/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]194#define UART_CKS 0x03
195#define UART_TTL 0x04
196#define UART_RTL 0x05
197#define UART_FCL 0x06
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]198/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]199#define UART_FCH 0x07
200#define UART_ID1 0x08
201#define UART_ID2 0x09
202#define UART_ID3 0x0A
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]203/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]204#define UART_REV 0x0B
205#define UART_CSR 0x0C
206#define UART_NMR 0x0D
The Android Open Source Project1dc9e472009-03-03 19:28:35 -0800[diff] [blame]207#define UART_CTR 0xFF
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]208/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]209#define UART_ACR_RXDIS 0x01
210#define UART_ACR_TXDIS 0x02
211#define UART_ACR_DSRFC 0x04
212#define UART_ACR_TLENB 0x20
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]213/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]214#define UART_ACR_ICRRD 0x40
215#define UART_ACR_ASREN 0x80
The Android Open Source Project1dc9e472009-03-03 19:28:35 -0800[diff] [blame]216#define UART_RSA_BASE (-8)
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]217#define UART_RSA_MSR ((UART_RSA_BASE) + 0)
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]218/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]219#define UART_RSA_MSR_SWAP (1 << 0)
220#define UART_RSA_MSR_FIFO (1 << 2)
221#define UART_RSA_MSR_FLOW (1 << 3)
222#define UART_RSA_MSR_ITYP (1 << 4)
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]223/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]224#define UART_RSA_IER ((UART_RSA_BASE) + 1)
225#define UART_RSA_IER_Rx_FIFO_H (1 << 0)
226#define UART_RSA_IER_Tx_FIFO_H (1 << 1)
227#define UART_RSA_IER_Tx_FIFO_E (1 << 2)
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]228/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]229#define UART_RSA_IER_Rx_TOUT (1 << 3)
230#define UART_RSA_IER_TIMER (1 << 4)
231#define UART_RSA_SRR ((UART_RSA_BASE) + 2)
232#define UART_RSA_SRR_Tx_FIFO_NEMP (1 << 0)
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]233/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]234#define UART_RSA_SRR_Tx_FIFO_NHFL (1 << 1)
235#define UART_RSA_SRR_Tx_FIFO_NFUL (1 << 2)
236#define UART_RSA_SRR_Rx_FIFO_NEMP (1 << 3)
237#define UART_RSA_SRR_Rx_FIFO_NHFL (1 << 4)
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]238/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]239#define UART_RSA_SRR_Rx_FIFO_NFUL (1 << 5)
240#define UART_RSA_SRR_Rx_TOUT (1 << 6)
241#define UART_RSA_SRR_TIMER (1 << 7)
242#define UART_RSA_FRR ((UART_RSA_BASE) + 2)
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]243/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]244#define UART_RSA_TIVSR ((UART_RSA_BASE) + 3)
245#define UART_RSA_TCR ((UART_RSA_BASE) + 4)
246#define UART_RSA_TCR_SWITCH (1 << 0)
The Android Open Source Project1dc9e472009-03-03 19:28:35 -0800[diff] [blame]247#define SERIAL_RSA_BAUD_BASE (921600)
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]248/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
The Android Open Source Project1dc9e472009-03-03 19:28:35 -0800[diff] [blame]249#define SERIAL_RSA_BAUD_BASE_LO (SERIAL_RSA_BAUD_BASE / 8)
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]250#define UART_OMAP_MDR1 0x08
251#define UART_OMAP_MDR2 0x09
252#define UART_OMAP_SCR 0x10
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]253/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]254#define UART_OMAP_SSR 0x11
255#define UART_OMAP_EBLR 0x12
256#define UART_OMAP_OSC_12M_SEL 0x13
257#define UART_OMAP_MVER 0x14
Ben Cheng654325d2012-03-07 21:13:49 -0800[diff] [blame]258/* WARNING: DO NOT EDIT, AUTO-GENERATED CODE - SEE TOP FOR INSTRUCTIONS */
Elliott Hughesc95eb572013-01-29 18:15:55 -0800[diff] [blame]259#define UART_OMAP_SYSC 0x15
260#define UART_OMAP_SYSS 0x16
The Android Open Source Project1dc9e472009-03-03 19:28:35 -0800[diff] [blame]261#endif