blob: d64914e161cbd076ebb6735bdd51df4567d6d72f [file] [log] [blame]
Iliyan Malchev202a77d2012-06-11 14:41:12 -07001/*
2 * Copyright (C) 2008 The Android Open Source Project
Shuzhen Wangc502c872014-01-28 16:10:42 -08003 * Copyright (c) 2011-2014, The Linux Foundation. All rights reserved.
Iliyan Malchev202a77d2012-06-11 14:41:12 -07004 *
5 * Licensed under the Apache License, Version 2.0 (the "License");
6 * you may not use this file except in compliance with the License.
7 * You may obtain a copy of the License at
8 *
9 * http://www.apache.org/licenses/LICENSE-2.0
10 *
11 * Unless required by applicable law or agreed to in writing, software
12 * distributed under the License is distributed on an "AS IS" BASIS,
13 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
14 * See the License for the specific language governing permissions and
15 * limitations under the License.
16 */
17
18#ifndef GRALLOC_PRIV_H_
19#define GRALLOC_PRIV_H_
20
21#include <stdint.h>
22#include <limits.h>
23#include <sys/cdefs.h>
24#include <hardware/gralloc.h>
25#include <pthread.h>
26#include <errno.h>
27#include <unistd.h>
28
29#include <cutils/native_handle.h>
30
Iliyan Malchev202a77d2012-06-11 14:41:12 -070031#include <cutils/log.h>
32
Ramkumar Radhakrishnan47573e22012-11-07 11:36:41 -080033#define ROUND_UP_PAGESIZE(x) ( (((unsigned long)(x)) + PAGE_SIZE-1) & \
34 (~(PAGE_SIZE-1)) )
35
Iliyan Malchev202a77d2012-06-11 14:41:12 -070036enum {
37 /* gralloc usage bits indicating the type
38 * of allocation that should be used */
39
Iliyan Malchev202a77d2012-06-11 14:41:12 -070040 /* SYSTEM heap comes from kernel vmalloc,
41 * can never be uncached, is not secured*/
Naseer Ahmed01d3fd32012-07-14 21:08:13 -070042 GRALLOC_USAGE_PRIVATE_SYSTEM_HEAP = GRALLOC_USAGE_PRIVATE_0,
43 /* SF heap is used for application buffers, is not secured */
44 GRALLOC_USAGE_PRIVATE_UI_CONTIG_HEAP = GRALLOC_USAGE_PRIVATE_1,
Iliyan Malchev202a77d2012-06-11 14:41:12 -070045 /* IOMMU heap comes from manually allocated pages,
46 * can be cached/uncached, is not secured */
Naseer Ahmed01d3fd32012-07-14 21:08:13 -070047 GRALLOC_USAGE_PRIVATE_IOMMU_HEAP = GRALLOC_USAGE_PRIVATE_2,
Iliyan Malchev202a77d2012-06-11 14:41:12 -070048 /* MM heap is a carveout heap for video, can be secured*/
Naseer Ahmed01d3fd32012-07-14 21:08:13 -070049 GRALLOC_USAGE_PRIVATE_MM_HEAP = GRALLOC_USAGE_PRIVATE_3,
Arun Kumar K.R0daaa992013-03-12 15:08:29 -070050 /* ADSP heap is a carveout heap, is not secured*/
51 GRALLOC_USAGE_PRIVATE_ADSP_HEAP = 0x01000000,
Iliyan Malchev202a77d2012-06-11 14:41:12 -070052
53 /* Set this for allocating uncached memory (using O_DSYNC)
54 * cannot be used with noncontiguous heaps */
Naseer Ahmed01d3fd32012-07-14 21:08:13 -070055 GRALLOC_USAGE_PRIVATE_UNCACHED = 0x02000000,
Iliyan Malchev202a77d2012-06-11 14:41:12 -070056
Arun Kumar K.Ra2978452013-02-07 01:34:24 -080057 /* Buffer content should be displayed on an primary display only */
58 GRALLOC_USAGE_PRIVATE_INTERNAL_ONLY = 0x04000000,
59
Iliyan Malchev202a77d2012-06-11 14:41:12 -070060 /* Buffer content should be displayed on an external display only */
Naseer Ahmed4c588a22012-07-31 19:12:17 -070061 GRALLOC_USAGE_PRIVATE_EXTERNAL_ONLY = 0x08000000,
Iliyan Malchev202a77d2012-06-11 14:41:12 -070062
Manoj Kumar AVM1f6a8212014-02-19 18:53:14 -080063 /* This flag is set for WFD usecase */
64 GRALLOC_USAGE_PRIVATE_WFD = 0x00200000,
Naseer Ahmed29a26812012-06-14 00:56:20 -070065
Arun Kumar K.Rff78b892013-05-24 12:37:51 -070066 /* CAMERA heap is a carveout heap for camera, is not secured*/
67 GRALLOC_USAGE_PRIVATE_CAMERA_HEAP = 0x00400000,
Ramkumar Radhakrishnanba713382013-08-30 18:41:07 -070068
69 /* This flag is used for SECURE display usecase */
70 GRALLOC_USAGE_PRIVATE_SECURE_DISPLAY = 0x00800000,
Iliyan Malchev202a77d2012-06-11 14:41:12 -070071};
72
73enum {
74 /* Gralloc perform enums
75 */
Naseer Ahmed74214722013-02-09 08:11:36 -050076 GRALLOC_MODULE_PERFORM_CREATE_HANDLE_FROM_BUFFER = 1,
Manoj Kumar AVM8a220812013-10-10 11:46:06 -070077 // This will be deprecated from latest graphics drivers. This is kept
78 // for those backward compatibility i.e., newer Display HAL + older graphics
79 // libraries
Naomi Luisa44100c2013-02-08 12:42:03 -080080 GRALLOC_MODULE_PERFORM_GET_STRIDE,
Naseer Ahmeda978f952013-09-26 14:36:28 -040081 GRALLOC_MODULE_PERFORM_GET_CUSTOM_STRIDE_FROM_HANDLE,
Raj Kamal3d01d8d2014-03-04 05:25:33 +053082 GRALLOC_MODULE_PERFORM_GET_CUSTOM_STRIDE_AND_HEIGHT_FROM_HANDLE,
Manoj Kumar AVM8a220812013-10-10 11:46:06 -070083 GRALLOC_MODULE_PERFORM_GET_ATTRIBUTES,
Shuzhen Wangc502c872014-01-28 16:10:42 -080084 GRALLOC_MODULE_PERFORM_GET_COLOR_SPACE_FROM_HANDLE,
Naseer Ahmedb29fdfd2014-04-08 20:23:47 -040085 GRALLOC_MODULE_PERFORM_GET_YUV_PLANE_INFO,
Iliyan Malchev202a77d2012-06-11 14:41:12 -070086};
87
Naseer Ahmed01d3fd32012-07-14 21:08:13 -070088#define GRALLOC_HEAP_MASK (GRALLOC_USAGE_PRIVATE_UI_CONTIG_HEAP |\
89 GRALLOC_USAGE_PRIVATE_SYSTEM_HEAP |\
90 GRALLOC_USAGE_PRIVATE_IOMMU_HEAP |\
91 GRALLOC_USAGE_PRIVATE_MM_HEAP |\
Arun Kumar K.R0daaa992013-03-12 15:08:29 -070092 GRALLOC_USAGE_PRIVATE_ADSP_HEAP)
Iliyan Malchev202a77d2012-06-11 14:41:12 -070093
Iliyan Malchev202a77d2012-06-11 14:41:12 -070094#define INTERLACE_MASK 0x80
95#define S3D_FORMAT_MASK 0xFF000
Iliyan Malchev202a77d2012-06-11 14:41:12 -070096/*****************************************************************************/
Iliyan Malchev202a77d2012-06-11 14:41:12 -070097enum {
98 /* OEM specific HAL formats */
Naseer Ahmed65f16562012-06-15 20:53:42 -070099 HAL_PIXEL_FORMAT_NV12_ENCODEABLE = 0x102,
Sushil Chauhanc5e61482012-08-22 17:13:32 -0700100 HAL_PIXEL_FORMAT_YCbCr_420_SP_VENUS = 0x7FA30C04,
Naseer Ahmed65f16562012-06-15 20:53:42 -0700101 HAL_PIXEL_FORMAT_YCbCr_420_SP_TILED = 0x7FA30C03,
Iliyan Malchev202a77d2012-06-11 14:41:12 -0700102 HAL_PIXEL_FORMAT_YCbCr_420_SP = 0x109,
Naseer Ahmedad766cd2012-07-31 18:52:22 -0700103 HAL_PIXEL_FORMAT_YCrCb_420_SP_ADRENO = 0x7FA30C01,
Iliyan Malchev202a77d2012-06-11 14:41:12 -0700104 HAL_PIXEL_FORMAT_YCrCb_422_SP = 0x10B,
105 HAL_PIXEL_FORMAT_R_8 = 0x10D,
106 HAL_PIXEL_FORMAT_RG_88 = 0x10E,
Naseer Ahmed29a26812012-06-14 00:56:20 -0700107 HAL_PIXEL_FORMAT_YCbCr_444_SP = 0x10F,
108 HAL_PIXEL_FORMAT_YCrCb_444_SP = 0x110,
Ramkumar Radhakrishnanb52399c2013-08-06 20:17:29 -0700109 HAL_PIXEL_FORMAT_YCrCb_422_I = 0x111,
Sushil Chauhan1f6d68f2013-10-11 11:49:35 -0700110 HAL_PIXEL_FORMAT_BGRX_8888 = 0x112,
Ramkumar Radhakrishnanff511022013-07-23 16:12:08 -0700111 HAL_PIXEL_FORMAT_NV21_ZSL = 0x113,
Iliyan Malchev202a77d2012-06-11 14:41:12 -0700112 HAL_PIXEL_FORMAT_INTERLACE = 0x180,
Ranjith Kagathi Ananda9b275a02013-11-25 12:12:20 -0800113 //v4l2_fourcc('Y', 'U', 'Y', 'L'). 24 bpp YUYV 4:2:2 10 bit per component
114 HAL_PIXEL_FORMAT_YCbCr_422_I_10BIT = 0x4C595559,
Ranjith Kagathi Ananda251f6d92014-01-02 16:50:10 -0800115 //v4l2_fourcc('Y', 'B', 'W', 'C'). 10 bit per component. This compressed
116 //format reduces the memory access bandwidth
117 HAL_PIXEL_FORMAT_YCbCr_422_I_10BIT_COMPRESSED = 0x43574259,
Naseer Ahmed63326f42013-12-18 02:45:48 -0500118
119 //Khronos ASTC formats
120 HAL_PIXEL_FORMAT_COMPRESSED_RGBA_ASTC_4x4_KHR = 0x93B0,
121 HAL_PIXEL_FORMAT_COMPRESSED_RGBA_ASTC_5x4_KHR = 0x93B1,
122 HAL_PIXEL_FORMAT_COMPRESSED_RGBA_ASTC_5x5_KHR = 0x93B2,
123 HAL_PIXEL_FORMAT_COMPRESSED_RGBA_ASTC_6x5_KHR = 0x93B3,
124 HAL_PIXEL_FORMAT_COMPRESSED_RGBA_ASTC_6x6_KHR = 0x93B4,
125 HAL_PIXEL_FORMAT_COMPRESSED_RGBA_ASTC_8x5_KHR = 0x93B5,
126 HAL_PIXEL_FORMAT_COMPRESSED_RGBA_ASTC_8x6_KHR = 0x93B6,
127 HAL_PIXEL_FORMAT_COMPRESSED_RGBA_ASTC_8x8_KHR = 0x93B7,
128 HAL_PIXEL_FORMAT_COMPRESSED_RGBA_ASTC_10x5_KHR = 0x93B8,
129 HAL_PIXEL_FORMAT_COMPRESSED_RGBA_ASTC_10x6_KHR = 0x93B9,
130 HAL_PIXEL_FORMAT_COMPRESSED_RGBA_ASTC_10x8_KHR = 0x93BA,
131 HAL_PIXEL_FORMAT_COMPRESSED_RGBA_ASTC_10x10_KHR = 0x93BB,
132 HAL_PIXEL_FORMAT_COMPRESSED_RGBA_ASTC_12x10_KHR = 0x93BC,
133 HAL_PIXEL_FORMAT_COMPRESSED_RGBA_ASTC_12x12_KHR = 0x93BD,
134 HAL_PIXEL_FORMAT_COMPRESSED_SRGB8_ALPHA8_ASTC_4x4_KHR = 0x93D0,
135 HAL_PIXEL_FORMAT_COMPRESSED_SRGB8_ALPHA8_ASTC_5x4_KHR = 0x93D1,
136 HAL_PIXEL_FORMAT_COMPRESSED_SRGB8_ALPHA8_ASTC_5x5_KHR = 0x93D2,
137 HAL_PIXEL_FORMAT_COMPRESSED_SRGB8_ALPHA8_ASTC_6x5_KHR = 0x93D3,
138 HAL_PIXEL_FORMAT_COMPRESSED_SRGB8_ALPHA8_ASTC_6x6_KHR = 0x93D4,
139 HAL_PIXEL_FORMAT_COMPRESSED_SRGB8_ALPHA8_ASTC_8x5_KHR = 0x93D5,
140 HAL_PIXEL_FORMAT_COMPRESSED_SRGB8_ALPHA8_ASTC_8x6_KHR = 0x93D6,
141 HAL_PIXEL_FORMAT_COMPRESSED_SRGB8_ALPHA8_ASTC_8x8_KHR = 0x93D7,
142 HAL_PIXEL_FORMAT_COMPRESSED_SRGB8_ALPHA8_ASTC_10x5_KHR = 0x93D8,
143 HAL_PIXEL_FORMAT_COMPRESSED_SRGB8_ALPHA8_ASTC_10x6_KHR = 0x93D9,
144 HAL_PIXEL_FORMAT_COMPRESSED_SRGB8_ALPHA8_ASTC_10x8_KHR = 0x93DA,
145 HAL_PIXEL_FORMAT_COMPRESSED_SRGB8_ALPHA8_ASTC_10x10_KHR = 0x93DB,
146 HAL_PIXEL_FORMAT_COMPRESSED_SRGB8_ALPHA8_ASTC_12x10_KHR = 0x93DC,
147 HAL_PIXEL_FORMAT_COMPRESSED_SRGB8_ALPHA8_ASTC_12x12_KHR = 0x93DD,
Iliyan Malchev202a77d2012-06-11 14:41:12 -0700148};
149
150/* possible formats for 3D content*/
151enum {
152 HAL_NO_3D = 0x0000,
153 HAL_3D_IN_SIDE_BY_SIDE_L_R = 0x10000,
154 HAL_3D_IN_TOP_BOTTOM = 0x20000,
155 HAL_3D_IN_INTERLEAVE = 0x40000,
156 HAL_3D_IN_SIDE_BY_SIDE_R_L = 0x80000,
157 HAL_3D_OUT_SIDE_BY_SIDE = 0x1000,
158 HAL_3D_OUT_TOP_BOTTOM = 0x2000,
159 HAL_3D_OUT_INTERLEAVE = 0x4000,
160 HAL_3D_OUT_MONOSCOPIC = 0x8000
161};
162
163enum {
Naseer Ahmed29a26812012-06-14 00:56:20 -0700164 BUFFER_TYPE_UI = 0,
165 BUFFER_TYPE_VIDEO
Iliyan Malchev202a77d2012-06-11 14:41:12 -0700166};
167
168/*****************************************************************************/
169
170#ifdef __cplusplus
171struct private_handle_t : public native_handle {
172#else
Naseer Ahmed29a26812012-06-14 00:56:20 -0700173 struct private_handle_t {
174 native_handle_t nativeHandle;
Iliyan Malchev202a77d2012-06-11 14:41:12 -0700175#endif
Naseer Ahmed29a26812012-06-14 00:56:20 -0700176 enum {
177 PRIV_FLAGS_FRAMEBUFFER = 0x00000001,
178 PRIV_FLAGS_USES_PMEM = 0x00000002,
179 PRIV_FLAGS_USES_PMEM_ADSP = 0x00000004,
180 PRIV_FLAGS_USES_ION = 0x00000008,
181 PRIV_FLAGS_USES_ASHMEM = 0x00000010,
182 PRIV_FLAGS_NEEDS_FLUSH = 0x00000020,
Saurabh Shah9ff53a92014-09-17 16:40:44 -0700183 // Uncached memory or no CPU writers
Naseer Ahmed29a26812012-06-14 00:56:20 -0700184 PRIV_FLAGS_DO_NOT_FLUSH = 0x00000040,
185 PRIV_FLAGS_SW_LOCK = 0x00000080,
186 PRIV_FLAGS_NONCONTIGUOUS_MEM = 0x00000100,
187 // Set by HWC when storing the handle
188 PRIV_FLAGS_HWC_LOCK = 0x00000200,
189 PRIV_FLAGS_SECURE_BUFFER = 0x00000400,
190 // For explicit synchronization
191 PRIV_FLAGS_UNSYNCHRONIZED = 0x00000800,
192 // Not mapped in userspace
193 PRIV_FLAGS_NOT_MAPPED = 0x00001000,
194 // Display on external only
195 PRIV_FLAGS_EXTERNAL_ONLY = 0x00002000,
Justin Philipd6166602014-08-12 13:42:21 +0530196 // Set by HWC for protected non secure buffers
197 PRIV_FLAGS_PROTECTED_BUFFER = 0x00004000,
Naseer Ahmed59802502012-08-21 17:03:27 -0400198 PRIV_FLAGS_VIDEO_ENCODER = 0x00010000,
199 PRIV_FLAGS_CAMERA_WRITE = 0x00020000,
200 PRIV_FLAGS_CAMERA_READ = 0x00040000,
Naseer Ahmede41ad9c2013-04-05 17:59:28 -0400201 PRIV_FLAGS_HW_COMPOSER = 0x00080000,
Shuzhen Wang46ca2262013-04-10 23:02:22 -0700202 PRIV_FLAGS_HW_TEXTURE = 0x00100000,
Naseer Ahmedfc940ef2013-04-29 15:47:47 -0400203 PRIV_FLAGS_ITU_R_601 = 0x00200000,
204 PRIV_FLAGS_ITU_R_601_FR = 0x00400000,
205 PRIV_FLAGS_ITU_R_709 = 0x00800000,
Ramkumar Radhakrishnanba713382013-08-30 18:41:07 -0700206 PRIV_FLAGS_SECURE_DISPLAY = 0x01000000,
Manoj Kumar AVM8a220812013-10-10 11:46:06 -0700207 // Buffer is rendered in Tile Format
Ramkumar Radhakrishnan9d20b392013-11-15 19:32:47 -0800208 PRIV_FLAGS_TILE_RENDERED = 0x02000000,
209 // Buffer rendered using CPU/SW renderer
210 PRIV_FLAGS_CPU_RENDERED = 0x04000000
Naseer Ahmed29a26812012-06-14 00:56:20 -0700211 };
Iliyan Malchev202a77d2012-06-11 14:41:12 -0700212
Naseer Ahmed29a26812012-06-14 00:56:20 -0700213 // file-descriptors
214 int fd;
Ramkumar Radhakrishnan47573e22012-11-07 11:36:41 -0800215 int fd_metadata; // fd for the meta-data
Naseer Ahmed29a26812012-06-14 00:56:20 -0700216 // ints
217 int magic;
218 int flags;
Saurabh Shah8f0ea6f2014-05-19 16:48:53 -0700219 unsigned int size;
220 unsigned int offset;
Naseer Ahmed29a26812012-06-14 00:56:20 -0700221 int bufferType;
Saurabh Shah8f0ea6f2014-05-19 16:48:53 -0700222 uint64_t base __attribute__((aligned(8)));
223 unsigned int offset_metadata;
Naseer Ahmed29a26812012-06-14 00:56:20 -0700224 // The gpu address mapped into the mmu.
Saurabh Shah8f0ea6f2014-05-19 16:48:53 -0700225 uint64_t gpuaddr __attribute__((aligned(8)));
Naseer Ahmed29a26812012-06-14 00:56:20 -0700226 int format;
227 int width;
228 int height;
Saurabh Shah8f0ea6f2014-05-19 16:48:53 -0700229 uint64_t base_metadata __attribute__((aligned(8)));
Iliyan Malchev202a77d2012-06-11 14:41:12 -0700230
231#ifdef __cplusplus
Naseer Ahmeda163b732013-02-12 14:53:33 -0500232 static const int sNumFds = 2;
Saurabh Shah8f0ea6f2014-05-19 16:48:53 -0700233 static inline int sNumInts() {
234 return ((sizeof(private_handle_t) - sizeof(native_handle_t)) /
235 sizeof(int)) - sNumFds;
236 }
Naseer Ahmed29a26812012-06-14 00:56:20 -0700237 static const int sMagic = 'gmsm';
Iliyan Malchev202a77d2012-06-11 14:41:12 -0700238
Saurabh Shah8f0ea6f2014-05-19 16:48:53 -0700239 private_handle_t(int fd, unsigned int size, int flags, int bufferType,
Arun Kumar K.R6c85f052014-01-21 21:47:41 -0800240 int format, int width, int height, int eFd = -1,
Saurabh Shah8f0ea6f2014-05-19 16:48:53 -0700241 unsigned int eOffset = 0, uint64_t eBase = 0) :
Naseer Ahmeda163b732013-02-12 14:53:33 -0500242 fd(fd), fd_metadata(eFd), magic(sMagic),
Ramkumar Radhakrishnan47573e22012-11-07 11:36:41 -0800243 flags(flags), size(size), offset(0), bufferType(bufferType),
Naseer Ahmeda163b732013-02-12 14:53:33 -0500244 base(0), offset_metadata(eOffset), gpuaddr(0),
245 format(format), width(width), height(height),
Ramkumar Radhakrishnan47573e22012-11-07 11:36:41 -0800246 base_metadata(eBase)
Naseer Ahmed29a26812012-06-14 00:56:20 -0700247 {
Arun Kumar K.R6c85f052014-01-21 21:47:41 -0800248 version = (int) sizeof(native_handle);
Saurabh Shah8f0ea6f2014-05-19 16:48:53 -0700249 numInts = sNumInts();
Naseer Ahmed29a26812012-06-14 00:56:20 -0700250 numFds = sNumFds;
251 }
252 ~private_handle_t() {
253 magic = 0;
254 }
Iliyan Malchev202a77d2012-06-11 14:41:12 -0700255
Naseer Ahmed29a26812012-06-14 00:56:20 -0700256 bool usesPhysicallyContiguousMemory() {
257 return (flags & PRIV_FLAGS_USES_PMEM) != 0;
258 }
Iliyan Malchev202a77d2012-06-11 14:41:12 -0700259
Naseer Ahmed29a26812012-06-14 00:56:20 -0700260 static int validate(const native_handle* h) {
261 const private_handle_t* hnd = (const private_handle_t*)h;
262 if (!h || h->version != sizeof(native_handle) ||
Saurabh Shah8f0ea6f2014-05-19 16:48:53 -0700263 h->numInts != sNumInts() || h->numFds != sNumFds ||
Iliyan Malchev202a77d2012-06-11 14:41:12 -0700264 hnd->magic != sMagic)
Naseer Ahmed29a26812012-06-14 00:56:20 -0700265 {
266 ALOGD("Invalid gralloc handle (at %p): "
Shalaj Jaina70b4352014-06-15 13:47:47 -0700267 "ver(%d/%zu) ints(%d/%d) fds(%d/%d)"
Arun Kumar K.R6c85f052014-01-21 21:47:41 -0800268 "magic(%c%c%c%c/%c%c%c%c)",
Naseer Ahmed29a26812012-06-14 00:56:20 -0700269 h,
270 h ? h->version : -1, sizeof(native_handle),
Saurabh Shah8f0ea6f2014-05-19 16:48:53 -0700271 h ? h->numInts : -1, sNumInts(),
Naseer Ahmed29a26812012-06-14 00:56:20 -0700272 h ? h->numFds : -1, sNumFds,
273 hnd ? (((hnd->magic >> 24) & 0xFF)?
274 ((hnd->magic >> 24) & 0xFF) : '-') : '?',
275 hnd ? (((hnd->magic >> 16) & 0xFF)?
276 ((hnd->magic >> 16) & 0xFF) : '-') : '?',
277 hnd ? (((hnd->magic >> 8) & 0xFF)?
278 ((hnd->magic >> 8) & 0xFF) : '-') : '?',
279 hnd ? (((hnd->magic >> 0) & 0xFF)?
280 ((hnd->magic >> 0) & 0xFF) : '-') : '?',
281 (sMagic >> 24) & 0xFF,
282 (sMagic >> 16) & 0xFF,
283 (sMagic >> 8) & 0xFF,
284 (sMagic >> 0) & 0xFF);
285 return -EINVAL;
286 }
287 return 0;
Iliyan Malchev202a77d2012-06-11 14:41:12 -0700288 }
Iliyan Malchev202a77d2012-06-11 14:41:12 -0700289
Naseer Ahmed29a26812012-06-14 00:56:20 -0700290 static private_handle_t* dynamicCast(const native_handle* in) {
291 if (validate(in) == 0) {
292 return (private_handle_t*) in;
293 }
294 return NULL;
Iliyan Malchev202a77d2012-06-11 14:41:12 -0700295 }
Iliyan Malchev202a77d2012-06-11 14:41:12 -0700296#endif
Naseer Ahmed29a26812012-06-14 00:56:20 -0700297 };
Iliyan Malchev202a77d2012-06-11 14:41:12 -0700298
299#endif /* GRALLOC_PRIV_H_ */