blob: d6198f51bb433d88a36a90d9cc5d76f1814f71d7 [file] [log] [blame]
Saurabh Shah66c941b2016-07-06 17:34:05 -07001/*
Rohit Kulkarni21649ef2018-02-08 14:39:40 -08002* Copyright (c) 2017-2018, The Linux Foundation. All rights reserved.
Saurabh Shah66c941b2016-07-06 17:34:05 -07003*
4* Redistribution and use in source and binary forms, with or without
5* modification, are permitted provided that the following conditions are
6* met:
7* * Redistributions of source code must retain the above copyright
8* notice, this list of conditions and the following disclaimer.
9* * Redistributions in binary form must reproduce the above
10* copyright notice, this list of conditions and the following
11* disclaimer in the documentation and/or other materials provided
12* with the distribution.
13* * Neither the name of The Linux Foundation nor the names of its
14* contributors may be used to endorse or promote products derived
15* from this software without specific prior written permission.
16*
17* THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED
18* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
19* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT
20* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS
21* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
22* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
23* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
24* BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
25* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
26* OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN
27* IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28*/
29
30#ifndef __DRM_INTERFACE_H__
31#define __DRM_INTERFACE_H__
32
33#include <map>
34#include <string>
35#include <utility>
36#include <vector>
37
38#include "xf86drm.h"
39#include "xf86drmMode.h"
Sushil Chauhan80e58432017-07-06 11:39:17 -070040#include <drm/msm_drm.h>
Saurabh Shah66c941b2016-07-06 17:34:05 -070041
42namespace sde_drm {
Ramkumar Radhakrishnan9ed1fd82017-03-09 18:46:41 -080043
44typedef std::map<std::pair<uint32_t, uint64_t>, float> CompRatioMap;
45
Saurabh Shah66c941b2016-07-06 17:34:05 -070046/*
47 * Drm Atomic Operation Codes
48 */
49enum struct DRMOps {
50 /*
51 * Op: Sets plane source crop
52 * Arg: uint32_t - Plane ID
53 * DRMRect - Source Rectangle
54 */
55 PLANE_SET_SRC_RECT,
56 /*
57 * Op: Sets plane destination rect
58 * Arg: uint32_t - Plane ID
59 * DRMRect - Dst Rectangle
60 */
61 PLANE_SET_DST_RECT,
62 /*
Namit Solanki6d0d8062017-11-30 17:29:48 +053063 * Op: Sets plane exclusion rect
64 * Arg: uint32_t - Plane ID
65 * drm_clip_rect - Exclusion Rectangle
66 */
67 PLANE_SET_EXCL_RECT,
68 /*
Saurabh Shah66c941b2016-07-06 17:34:05 -070069 * Op: Sets plane zorder
70 * Arg: uint32_t - Plane ID
71 * uint32_t - zorder
72 */
73 PLANE_SET_ZORDER,
74 /*
75 * Op: Sets plane rotation flags
76 * Arg: uint32_t - Plane ID
77 * uint32_t - bit mask of rotation flags (See drm_mode.h for enums)
78 */
79 PLANE_SET_ROTATION,
80 /*
81 * Op: Sets plane alpha
82 * Arg: uint32_t - Plane ID
83 * uint32_t - alpha value
84 */
85 PLANE_SET_ALPHA,
86 /*
87 * Op: Sets the blend type
88 * Arg: uint32_t - Plane ID
89 * uint32_t - blend type (see DRMBlendType)
90 */
91 PLANE_SET_BLEND_TYPE,
92 /*
93 * Op: Sets horizontal decimation
94 * Arg: uint32_t - Plane ID
95 * uint32_t - decimation factor
96 */
97 PLANE_SET_H_DECIMATION,
98 /*
99 * Op: Sets vertical decimation
100 * Arg: uint32_t - Plane ID
101 * uint32_t - decimation factor
102 */
103 PLANE_SET_V_DECIMATION,
104 /*
Prabhanjan Kandula585aa652017-01-26 18:39:11 -0800105 * Op: Sets source config flags
106 * Arg: uint32_t - Plane ID
107 * uint32_t - flags to enable or disable a specific op. E.g. deinterlacing
108 */
109 PLANE_SET_SRC_CONFIG,
110 /*
Saurabh Shah66c941b2016-07-06 17:34:05 -0700111 * Op: Sets frame buffer ID for plane. Set together with CRTC.
112 * Arg: uint32_t - Plane ID
113 * uint32_t - Framebuffer ID
114 */
115 PLANE_SET_FB_ID,
116 /*
117 * Op: Sets the crtc for this plane. Set together with FB_ID.
118 * Arg: uint32_t - Plane ID
119 * uint32_t - CRTC ID
120 */
121 PLANE_SET_CRTC,
122 /*
123 * Op: Sets acquire fence for this plane's buffer. Set together with FB_ID, CRTC.
124 * Arg: uint32_t - Plane ID
125 * uint32_t - Input fence
126 */
127 PLANE_SET_INPUT_FENCE,
128 /*
Saurabh Shah0ffee302016-11-22 10:42:11 -0800129 * Op: Sets scaler config on this plane.
130 * Arg: uint32_t - Plane ID
131 * uint64_t - Address of the scaler config object (version based)
132 */
133 PLANE_SET_SCALER_CONFIG,
134 /*
Rohit Kulkarni8622e362017-01-30 18:14:10 -0800135 * Op: Sets plane rotation destination rect
136 * Arg: uint32_t - Plane ID
137 * DRMRect - rotator dst Rectangle
138 */
139 PLANE_SET_ROTATION_DST_RECT,
140 /*
Sushil Chauhan1021cc02017-05-03 15:11:43 -0700141 * Op: Sets FB Secure mode for this plane.
142 * Arg: uint32_t - Plane ID
143 * uint32_t - Value of the FB Secure mode.
144 */
145 PLANE_SET_FB_SECURE_MODE,
146 /*
Ping Li8d6dd622017-07-03 12:05:15 -0700147 * Op: Sets csc config on this plane.
148 * Arg: uint32_t - Plane ID
149 * uint32_t* - pointer to csc type
150 */
151 PLANE_SET_CSC_CONFIG,
152 /*
Ramkumar Radhakrishnan07254302017-11-13 16:18:22 -0800153 * Op: Sets multirect mode on this plane.
154 * Arg: uint32_t - Plane ID
155 * uint32_t - multirect mode
156 */
157 PLANE_SET_MULTIRECT_MODE,
158 /*
Rohit Kulkarni2d7151c2017-12-14 22:17:49 -0800159 * Op: Sets rotator output frame buffer ID for plane.
160 * Arg: uint32_t - Plane ID
161 * uint32_t - Framebuffer ID
162 */
163 PLANE_SET_ROT_FB_ID,
164 /*
Arun Kumar K.R5d30ab52017-12-28 09:05:36 +0530165 * Op: Sets inverse pma mode on this plane.
166 * Arg: uint32_t - Plane ID
167 * uint32_t - enable/disable inverse pma.
168 */
169 PLANE_SET_INVERSE_PMA,
170 /*
171 * Op: Sets csc config on this plane.
172 * Arg: uint32_t - Plane ID
173 * uint64_t - Address of the csc config object(version based)
174 */
175 PLANE_SET_DGM_CSC_CONFIG,
176 /*
177 * Op: Sets SSPP Feature
178 * Arg: uint32_t - Plane ID
179 * DRMPPFeatureInfo * - PP feature data pointer
180 */
181 PLANE_SET_POST_PROC,
182 /*
Saurabh Shah66c941b2016-07-06 17:34:05 -0700183 * Op: Activate or deactivate a CRTC
184 * Arg: uint32_t - CRTC ID
185 * uint32_t - 1 to enable, 0 to disable
186 */
187 CRTC_SET_ACTIVE,
188 /*
189 * Op: Sets display mode
190 * Arg: uint32_t - CRTC ID
191 * drmModeModeInfo* - Pointer to display mode
192 */
193 CRTC_SET_MODE,
194 /*
195 * Op: Sets an offset indicating when a release fence should be signalled.
196 * Arg: uint32_t - offset
197 * 0: non-speculative, default
198 * 1: speculative
199 */
200 CRTC_SET_OUTPUT_FENCE_OFFSET,
201 /*
Ramkumar Radhakrishnan9ed1fd82017-03-09 18:46:41 -0800202 * Op: Sets overall SDE core clock
203 * Arg: uint32_t - CRTC ID
204 * uint32_t - core_clk
205 */
206 CRTC_SET_CORE_CLK,
Ramkumar Radhakrishnan3c4de112017-05-24 22:38:30 -0700207 /*
208 * Op: Sets MNOC bus average bandwidth
Ramkumar Radhakrishnan9ed1fd82017-03-09 18:46:41 -0800209 * Arg: uint32_t - CRTC ID
210 * uint32_t - core_ab
211 */
212 CRTC_SET_CORE_AB,
213 /*
Ramkumar Radhakrishnan3c4de112017-05-24 22:38:30 -0700214 * Op: Sets MNOC bus instantaneous bandwidth
Ramkumar Radhakrishnan9ed1fd82017-03-09 18:46:41 -0800215 * Arg: uint32_t - CRTC ID
216 * uint32_t - core_ib
217 */
218 CRTC_SET_CORE_IB,
219 /*
Ramkumar Radhakrishnan3c4de112017-05-24 22:38:30 -0700220 * Op: Sets LLCC Bus average bandwidth
221 * Arg: uint32_t - CRTC ID
222 * uint32_t - llcc_ab
223 */
224 CRTC_SET_LLCC_AB,
225 /*
226 * Op: Sets LLCC Bus instantaneous bandwidth
227 * Arg: uint32_t - CRTC ID
228 * uint32_t - llcc_ib
229 */
230 CRTC_SET_LLCC_IB,
231 /*
232 * Op: Sets DRAM bus average bandwidth
233 * Arg: uint32_t - CRTC ID
234 * uint32_t - dram_ab
235 */
236 CRTC_SET_DRAM_AB,
237 /*
238 * Op: Sets DRAM bus instantaneous bandwidth
239 * Arg: uint32_t - CRTC ID
240 * uint32_t - dram_ib
241 */
242 CRTC_SET_DRAM_IB,
243 /*
Ramkumar Radhakrishnanb7910442017-12-11 13:32:47 -0800244 * Op: Sets Rotator BW for inline rotation
245 * Arg: uint32_t - CRTC ID
246 * uint32_t - rot_bw
247 */
248 CRTC_SET_ROT_PREFILL_BW,
249 /*
Ramkumar Radhakrishnan3c4de112017-05-24 22:38:30 -0700250 * Op: Sets rotator clock for inline rotation
251 * Arg: uint32_t - CRTC ID
252 * uint32_t - rot_clk
253 */
Namit Solanki24921ab2017-05-23 20:16:25 +0530254 CRTC_SET_ROT_CLK,
255 /*
256 * Op: Sets destination scalar data
257 * Arg: uint32_t - CRTC ID
258 * uint64_t - Pointer to destination scalar data
259 */
260 CRTC_SET_DEST_SCALER_CONFIG,
261 /*
Saurabh Shah66c941b2016-07-06 17:34:05 -0700262 * Op: Returns release fence for this frame. Should be called after Commit() on
263 * DRMAtomicReqInterface.
264 * Arg: uint32_t - CRTC ID
265 * int * - Pointer to an integer that will hold the returned fence
266 */
267 CRTC_GET_RELEASE_FENCE,
268 /*
Ping Li281f48d2017-01-16 12:45:40 -0800269 * Op: Sets PP feature
270 * Arg: uint32_t - CRTC ID
271 * DRMPPFeatureInfo * - PP feature data pointer
272 */
273 CRTC_SET_POST_PROC,
274 /*
Saurabh Shahe9f55d72017-03-03 15:14:13 -0800275 * Op: Sets CRTC ROIs.
276 * Arg: uint32_t - CRTC ID
277 * uint32_t - number of ROIs
278 * DRMRect * - Array of CRTC ROIs
279 */
280 CRTC_SET_ROI,
281 /*
Sushil Chauhan1021cc02017-05-03 15:11:43 -0700282 * Op: Sets Security level for CRTC.
283 * Arg: uint32_t - CRTC ID
284 * uint32_t - Security level
285 */
286 CRTC_SET_SECURITY_LEVEL,
287 /*
Prabhanjan Kanduladbc8aed2017-03-24 14:43:16 -0700288 * Op: sets solid fill stages
289 * Arg: uint32_t - CRTC ID
290 * Vector of DRMSolidfillStage
291 */
292 CRTC_SET_SOLIDFILL_STAGES,
293 /*
Anjaneya Prasad Musunurie8c67f22017-07-01 16:16:13 +0530294 * Op: Sets idle timeout.
295 * Arg: uint32_t - CRTC ID
296 * uint32_t - idle timeout in ms
297 */
298 CRTC_SET_IDLE_TIMEOUT,
299 /*
Saurabh Shah66c941b2016-07-06 17:34:05 -0700300 * Op: Returns retire fence for this commit. Should be called after Commit() on
301 * DRMAtomicReqInterface.
302 * Arg: uint32_t - Connector ID
303 * int * - Pointer to an integer that will hold the returned fence
304 */
305 CONNECTOR_GET_RETIRE_FENCE,
306 /*
307 * Op: Sets writeback connector destination rect
308 * Arg: uint32_t - Connector ID
309 * DRMRect - Dst Rectangle
310 */
311 CONNECTOR_SET_OUTPUT_RECT,
312 /*
313 * Op: Sets frame buffer ID for writeback connector.
314 * Arg: uint32_t - Connector ID
315 * uint32_t - Framebuffer ID
316 */
317 CONNECTOR_SET_OUTPUT_FB_ID,
Sushil Chauhan3396e202017-04-14 18:34:22 -0700318 /*
319 * Op: Sets power mode for connector.
320 * Arg: uint32_t - Connector ID
321 * uint32_t - Power Mode
322 */
323 CONNECTOR_SET_POWER_MODE,
Saurabh Shahe9f55d72017-03-03 15:14:13 -0800324 /*
325 * Op: Sets panel ROIs.
326 * Arg: uint32_t - Connector ID
327 * uint32_t - number of ROIs
328 * DRMRect * - Array of Connector ROIs
329 */
330 CONNECTOR_SET_ROI,
Sushil Chauhane2f89c92017-08-23 11:30:34 -0700331 /*
Saurabh Shahf3635952017-10-16 17:08:18 -0700332 * Op: Sets the connector to autorefresh mode.
333 * Arg: uint32_t - Connector ID
334 * uint32_t - Enable-1, Disable-0
335 */
336 CONNECTOR_SET_AUTOREFRESH,
337 /*
Sushil Chauhane2f89c92017-08-23 11:30:34 -0700338 * Op: Set FB secure mode for Writeback connector.
339 * Arg: uint32_t - Connector ID
340 * uint32_t - FB Secure mode
341 */
342 CONNECTOR_SET_FB_SECURE_MODE,
Saurabh Shah82b06f42017-09-06 16:43:49 -0700343 /*
344 * Op: Sets a crtc id to this connector
345 * Arg: uint32_t - Connector ID
346 * uint32_t - CRTC ID
347 */
348 CONNECTOR_SET_CRTC,
Srikanth Rajagopalan7a09b2e2017-06-19 18:41:03 -0700349 /*
Gopikrishnaiah Anandan739faf92017-07-21 12:32:00 -0700350 * Op: Sets PP feature
351 * Arg: uint32_t - Connector ID
352 * DRMPPFeatureInfo * - PP feature data pointer
353 */
354 CONNECTOR_SET_POST_PROC,
355 /*
Srikanth Rajagopalan7a09b2e2017-06-19 18:41:03 -0700356 * Op: Sets connector hdr metadata
357 * Arg: uint32_t - Connector ID
358 * drm_msm_ext_hdr_metadata - hdr_metadata
359 */
360 CONNECTOR_SET_HDR_METADATA,
Saurabh Shah66c941b2016-07-06 17:34:05 -0700361};
362
Saurabh Shahf9266ee2017-04-19 15:25:46 -0700363enum struct DRMRotation {
364 FLIP_H = 0x1,
365 FLIP_V = 0x2,
Prabhanjan Kandula5bc7f8b2017-05-23 12:24:57 -0700366 ROT_180 = FLIP_H | FLIP_V,
Saurabh Shahf9266ee2017-04-19 15:25:46 -0700367 ROT_90 = 0x4,
368};
369
Sushil Chauhan3396e202017-04-14 18:34:22 -0700370enum struct DRMPowerMode {
371 ON,
372 DOZE,
373 DOZE_SUSPEND,
374 OFF,
375};
376
Saurabh Shah66c941b2016-07-06 17:34:05 -0700377enum struct DRMBlendType {
378 UNDEFINED = 0,
379 OPAQUE = 1,
380 PREMULTIPLIED = 2,
381 COVERAGE = 3,
382};
383
Prabhanjan Kandula585aa652017-01-26 18:39:11 -0800384enum struct DRMSrcConfig {
385 DEINTERLACE = 0,
386};
387
Saurabh Shah66c941b2016-07-06 17:34:05 -0700388/* Display type to identify a suitable connector */
389enum struct DRMDisplayType {
390 PERIPHERAL,
391 TV,
392 VIRTUAL,
393};
394
395struct DRMRect {
396 uint32_t left; // Left-most pixel coordinate.
397 uint32_t top; // Top-most pixel coordinate.
398 uint32_t right; // Right-most pixel coordinate.
399 uint32_t bottom; // Bottom-most pixel coordinate.
400};
401
402//------------------------------------------------------------------------
403// DRM Info Query Types
404//------------------------------------------------------------------------
405
406enum struct QSEEDVersion {
407 V1,
408 V2,
409 V3,
410};
411
Rohit Kulkarnibfa855c2017-06-29 17:52:10 -0700412/* QSEED3 Step version */
413enum struct QSEEDStepVersion {
414 V2,
415 V3,
416 V4,
417};
418
Prabhanjan Kandulae6dfab92017-03-14 11:02:49 -0700419enum struct SmartDMARevision {
420 V1,
421 V2,
Mathew Joseph Karimpanal1f8a21c2017-10-20 20:47:42 +0530422 V2p5
Prabhanjan Kandulae6dfab92017-03-14 11:02:49 -0700423};
424
Rohit Kulkarni2d7151c2017-12-14 22:17:49 -0800425/* Inline Rotation version */
426enum struct InlineRotationVersion {
427 UNKNOWN,
428 V1,
429 V1p1, // Rotator FB ID needs to be set
430};
431
Saurabh Shah66c941b2016-07-06 17:34:05 -0700432/* Per CRTC Resource Info*/
433struct DRMCrtcInfo {
434 bool has_src_split;
Srikanth Rajagopalan49380782017-07-06 15:23:12 -0700435 bool has_hdr;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700436 uint32_t max_blend_stages;
Prabhanjan Kanduladbc8aed2017-03-24 14:43:16 -0700437 uint32_t max_solidfill_stages;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700438 QSEEDVersion qseed_version;
Prabhanjan Kandulae6dfab92017-03-14 11:02:49 -0700439 SmartDMARevision smart_dma_rev;
Ramkumar Radhakrishnan9ed1fd82017-03-09 18:46:41 -0800440 float ib_fudge_factor;
441 float clk_fudge_factor;
442 uint32_t dest_scale_prefill_lines;
443 uint32_t undersized_prefill_lines;
444 uint32_t macrotile_prefill_lines;
445 uint32_t nv12_prefill_lines;
446 uint32_t linear_prefill_lines;
447 uint32_t downscale_prefill_lines;
448 uint32_t extra_prefill_lines;
449 uint32_t amortized_threshold;
450 uint64_t max_bandwidth_low;
451 uint64_t max_bandwidth_high;
452 uint32_t max_sde_clk;
453 CompRatioMap comp_ratio_rt_map;
454 CompRatioMap comp_ratio_nrt_map;
Gopikrishnaiah Anandan76815522017-06-27 15:18:04 -0700455 uint32_t hw_version;
Namit Solanki24921ab2017-05-23 20:16:25 +0530456 uint32_t dest_scaler_count = 0;
457 uint32_t max_dest_scaler_input_width = 0;
458 uint32_t max_dest_scaler_output_width = 0;
459 uint32_t max_dest_scale_up = 1;
Pullakavi Srinivas3e2c0402017-12-05 17:50:15 +0530460 uint32_t min_prefill_lines = 0;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700461};
462
463enum struct DRMPlaneType {
464 // Has CSC and scaling capability
465 VIG = 0,
466 // Has scaling capability but no CSC
467 RGB,
468 // No scaling support
469 DMA,
470 // Supports a small dimension and doesn't use a CRTC stage
471 CURSOR,
472 MAX,
473};
474
Arun Kumar K.R5d30ab52017-12-28 09:05:36 +0530475enum struct DRMTonemapLutType {
476 DMA_1D_GC,
477 DMA_1D_IGC,
478 VIG_1D_IGC,
479 VIG_3D_GAMUT,
480};
481
Saurabh Shah66c941b2016-07-06 17:34:05 -0700482struct DRMPlaneTypeInfo {
Prabhanjan Kandulae6dfab92017-03-14 11:02:49 -0700483 DRMPlaneType type;
484 uint32_t master_plane_id;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700485 // FourCC format enum and modifier
486 std::vector<std::pair<uint32_t, uint64_t>> formats_supported;
487 uint32_t max_linewidth;
Mathew Joseph Karimpanal1f8a21c2017-10-20 20:47:42 +0530488 uint32_t max_scaler_linewidth;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700489 uint32_t max_upscale;
490 uint32_t max_downscale;
491 uint32_t max_horizontal_deci;
492 uint32_t max_vertical_deci;
Ramkumar Radhakrishnan9ed1fd82017-03-09 18:46:41 -0800493 uint64_t max_pipe_bandwidth;
Rohit Kulkarni8622e362017-01-30 18:14:10 -0800494 uint32_t cache_size; // cache size in bytes for inline rotation support.
Namit Solanki6d0d8062017-11-30 17:29:48 +0530495 bool has_excl_rect = false;
Rohit Kulkarnibfa855c2017-06-29 17:52:10 -0700496 QSEEDStepVersion qseed3_version;
Ramkumar Radhakrishnan07254302017-11-13 16:18:22 -0800497 bool multirect_prop_present = false;
Rohit Kulkarni2d7151c2017-12-14 22:17:49 -0800498 InlineRotationVersion inrot_version; // inline rotation version
Arun Kumar K.R5d30ab52017-12-28 09:05:36 +0530499 bool inverse_pma = false;
500 uint32_t dgm_csc_version = 0; // csc used with DMA
501 std::map<DRMTonemapLutType, uint32_t> tonemap_lut_version_map = {};
Saurabh Shah66c941b2016-07-06 17:34:05 -0700502};
503
Prabhanjan Kandulae6dfab92017-03-14 11:02:49 -0700504// All DRM Planes as map<Plane_id , plane_type_info> listed from highest to lowest priority
505typedef std::vector<std::pair<uint32_t, DRMPlaneTypeInfo>> DRMPlanesInfo;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700506
507enum struct DRMTopology {
Rohit Kulkarni2faa91c2017-06-05 15:43:48 -0700508 UNKNOWN, // To be compat with driver defs in sde_rm.h
Saurabh Shah66c941b2016-07-06 17:34:05 -0700509 SINGLE_LM,
Rohit Kulkarni2faa91c2017-06-05 15:43:48 -0700510 SINGLE_LM_DSC,
Saurabh Shah66c941b2016-07-06 17:34:05 -0700511 DUAL_LM,
Rohit Kulkarni2faa91c2017-06-05 15:43:48 -0700512 DUAL_LM_DSC,
Saurabh Shah66c941b2016-07-06 17:34:05 -0700513 DUAL_LM_MERGE,
Rohit Kulkarni2faa91c2017-06-05 15:43:48 -0700514 DUAL_LM_MERGE_DSC,
515 DUAL_LM_DSCMERGE,
516 PPSPLIT,
Saurabh Shah66c941b2016-07-06 17:34:05 -0700517};
518
519enum struct DRMPanelMode {
520 VIDEO,
521 COMMAND,
522};
523
Saurabh Shah7e16c932017-11-03 17:55:36 -0700524/* Per mode info */
525struct DRMModeInfo {
526 drmModeModeInfo mode;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700527 DRMTopology topology;
Saurabh Shahe9f55d72017-03-03 15:14:13 -0800528 // Valid only if mode is command
529 int num_roi;
530 int xstart;
531 int ystart;
532 int walign;
533 int halign;
534 int wmin;
535 int hmin;
536 bool roi_merge;
Saurabh Shah7e16c932017-11-03 17:55:36 -0700537};
538
539/* Per Connector Info*/
540struct DRMConnectorInfo {
541 uint32_t mmWidth;
542 uint32_t mmHeight;
543 uint32_t type;
544 std::vector<DRMModeInfo> modes;
545 std::string panel_name;
546 DRMPanelMode panel_mode;
547 bool is_primary;
548 // Valid only if DRMPanelMode is VIDEO
549 bool dynamic_fps;
550 // FourCC format enum and modifier
551 std::vector<std::pair<uint32_t, uint64_t>> formats_supported;
552 // Valid only if type is DRM_MODE_CONNECTOR_VIRTUAL
553 uint32_t max_linewidth;
Prabhanjan Kandula5bc7f8b2017-05-23 12:24:57 -0700554 DRMRotation panel_orientation;
Sushil Chauhan80e58432017-07-06 11:39:17 -0700555 drm_panel_hdr_properties panel_hdr_prop;
Ramkumar Radhakrishnan5c94f052017-07-06 11:59:14 -0700556 uint32_t transfer_time_us;
Srikanth Rajagopalance0f7cb2017-06-12 15:14:26 -0700557 drm_msm_ext_hdr_properties ext_hdr_prop;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700558};
559
560/* Identifier token for a display */
561struct DRMDisplayToken {
562 uint32_t conn_id;
563 uint32_t crtc_id;
564};
565
Ping Li281f48d2017-01-16 12:45:40 -0800566enum DRMPPFeatureID {
567 kFeaturePcc,
568 kFeatureIgc,
569 kFeaturePgc,
570 kFeatureMixerGc,
571 kFeaturePaV2,
572 kFeatureDither,
573 kFeatureGamut,
574 kFeaturePADither,
Rajesh Yadavd30b0cc2017-09-22 00:26:54 +0530575 kFeaturePAHsic,
576 kFeaturePASixZone,
Rajesh Yadav99535ac2017-08-28 16:33:04 +0530577 kFeaturePAMemColSkin,
578 kFeaturePAMemColSky,
579 kFeaturePAMemColFoliage,
580 kFeaturePAMemColProt,
Ping Li281f48d2017-01-16 12:45:40 -0800581 kPPFeaturesMax,
582};
583
584enum DRMPPPropType {
585 kPropEnum,
586 kPropRange,
587 kPropBlob,
588 kPropTypeMax,
589};
590
591struct DRMPPFeatureInfo {
592 DRMPPFeatureID id;
593 DRMPPPropType type;
594 uint32_t version;
595 uint32_t payload_size;
596 void *payload;
Gopikrishnaiah Anandan739faf92017-07-21 12:32:00 -0700597 uint32_t object_type;
Ping Li281f48d2017-01-16 12:45:40 -0800598};
599
Ping Li8d6dd622017-07-03 12:05:15 -0700600enum DRMCscType {
601 kCscYuv2Rgb601L,
602 kCscYuv2Rgb601FR,
603 kCscYuv2Rgb709L,
604 kCscYuv2Rgb2020L,
605 kCscYuv2Rgb2020FR,
606 kCscTypeMax,
607};
608
Saurabh Shah0ffee302016-11-22 10:42:11 -0800609struct DRMScalerLUTInfo {
610 uint32_t dir_lut_size = 0;
611 uint32_t cir_lut_size = 0;
612 uint32_t sep_lut_size = 0;
613 uint64_t dir_lut = 0;
614 uint64_t cir_lut = 0;
615 uint64_t sep_lut = 0;
616};
617
Sushil Chauhan1021cc02017-05-03 15:11:43 -0700618enum struct DRMSecureMode {
619 NON_SECURE,
620 SECURE,
621 NON_SECURE_DIR_TRANSLATION,
622 SECURE_DIR_TRANSLATION,
623};
624
625enum struct DRMSecurityLevel {
626 SECURE_NON_SECURE,
627 SECURE_ONLY,
628};
629
Ramkumar Radhakrishnan07254302017-11-13 16:18:22 -0800630enum struct DRMMultiRectMode {
631 NONE = 0,
632 PARALLEL = 1,
633 SERIAL = 2,
634};
635
Prabhanjan Kanduladbc8aed2017-03-24 14:43:16 -0700636struct DRMSolidfillStage {
637 DRMRect bounding_rect {};
638 bool is_exclusion_rect = false;
639 uint32_t color = 0xff000000; // in 8bit argb
Gopikrishnaiah Anandancc123062017-07-31 17:21:03 -0700640 uint32_t red = 0;
641 uint32_t blue = 0;
642 uint32_t green = 0;
643 uint32_t alpha = 0xff;
644 uint32_t color_bit_depth = 0;
Prabhanjan Kanduladbc8aed2017-03-24 14:43:16 -0700645 uint32_t z_order = 0;
646 uint32_t plane_alpha = 0xff;
647};
648
Saurabh Shah66c941b2016-07-06 17:34:05 -0700649/* DRM Atomic Request Property Set.
650 *
651 * Helper class to create and populate atomic properties of DRM components
652 * when rendered in DRM atomic mode */
653class DRMAtomicReqInterface {
654 public:
655 virtual ~DRMAtomicReqInterface() {}
656 /* Perform request operation.
657 *
658 * [input]: opcode: operation code from DRMOps list.
Saurabh Shah1abcdf62017-11-21 14:03:22 -0800659 * obj_id: Relevant crtc, connector, plane id
Saurabh Shah66c941b2016-07-06 17:34:05 -0700660 * var_arg: arguments for DRMOps's can differ in number and
661 * data type. Refer above DRMOps to details.
662 * [return]: Error code if the API fails, 0 on success.
663 */
Saurabh Shah1abcdf62017-11-21 14:03:22 -0800664 virtual int Perform(DRMOps opcode, uint32_t obj_id, ...) = 0;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700665
666 /*
667 * Commit the params set via Perform(). Also resets the properties after commit. Needs to be
668 * called every frame.
669 * [input]: synchronous: Determines if the call should block until a h/w flip
Saurabh Shaha917aa72017-09-15 13:27:24 -0700670 * [input]: retain_planes: Retains already staged planes. Useful when not explicitly programming
671 * planes but still need the previously staged ones to not be unstaged
Saurabh Shah66c941b2016-07-06 17:34:05 -0700672 * [return]: Error code if the API fails, 0 on success.
673 */
Saurabh Shaha917aa72017-09-15 13:27:24 -0700674 virtual int Commit(bool synchronous, bool retain_planes) = 0;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700675 /*
676 * Validate the params set via Perform().
677 * [return]: Error code if the API fails, 0 on success.
678 */
679 virtual int Validate() = 0;
680};
681
682class DRMManagerInterface;
683
684/* Populates a singleton instance of DRMManager */
685typedef int (*GetDRMManager)(int fd, DRMManagerInterface **intf);
686
687/* Destroy DRMManager instance */
Saurabh Shahab7807c2017-02-08 15:41:08 -0800688typedef int (*DestroyDRMManager)();
Saurabh Shah66c941b2016-07-06 17:34:05 -0700689
690/*
691 * DRM Manager Interface - Any class which plans to implement helper function for vendor
692 * specific DRM driver implementation must implement the below interface routines to work
693 * with SDM.
694 */
695
696class DRMManagerInterface {
697 public:
698 virtual ~DRMManagerInterface() {}
699
700 /*
701 * Since SDM completely manages the planes. GetPlanesInfo will provide all
702 * the plane information.
703 * [output]: DRMPlanesInfo: Resource Info for planes.
704 */
705 virtual void GetPlanesInfo(DRMPlanesInfo *info) = 0;
706
707 /*
708 * Will provide all the information of a selected crtc.
709 * [input]: Use crtc id 0 to obtain system wide info
710 * [output]: DRMCrtcInfo: Resource Info for the given CRTC id.
711 */
712 virtual void GetCrtcInfo(uint32_t crtc_id, DRMCrtcInfo *info) = 0;
713
714 /*
715 * Will provide all the information of a selected connector.
716 * [output]: DRMConnectorInfo: Resource Info for the given connector id
717 */
718 virtual void GetConnectorInfo(uint32_t conn_id, DRMConnectorInfo *info) = 0;
719
720 /*
Ping Li281f48d2017-01-16 12:45:40 -0800721 * Will query post propcessing feature info of a CRTC.
722 * [output]: DRMPPFeatureInfo: CRTC post processing feature info
723 */
Namit Solanki24921ab2017-05-23 20:16:25 +0530724 virtual void GetCrtcPPInfo(uint32_t crtc_id, DRMPPFeatureInfo *info) = 0;
Ping Li281f48d2017-01-16 12:45:40 -0800725 /*
Saurabh Shah66c941b2016-07-06 17:34:05 -0700726 * Register a logical display to receive a token.
727 * Each display pipeline in DRM is identified by its CRTC and Connector(s).
728 * On display connect(bootup or hotplug), clients should invoke this interface to
729 * establish the pipeline for the display and should get a DisplayToken
730 * populated with crtc and connnector(s) id's. Here onwards, Client should
731 * use this token to represent the display for any Perform operations if
732 * needed.
733 *
734 * [input]: disp_type - Peripheral / TV / Virtual
735 * [output]: DRMDisplayToken - CRTC and Connector id's for the display
736 * [return]: 0 on success, a negative error value otherwise
737 */
738 virtual int RegisterDisplay(DRMDisplayType disp_type, DRMDisplayToken *tok) = 0;
739
740 /* Client should invoke this interface on display disconnect.
741 * [input]: DRMDisplayToken - identifier for the display.
742 */
743 virtual void UnregisterDisplay(const DRMDisplayToken &token) = 0;
744
745 /*
746 * Creates and returns an instance of DRMAtomicReqInterface corresponding to a display token
747 * returned as part of RegisterDisplay API. Needs to be called per display.
748 * [input]: DRMDisplayToken that identifies a display pipeline
749 * [output]: Pointer to an instance of DRMAtomicReqInterface.
750 * [return]: Error code if the API fails, 0 on success.
751 */
752 virtual int CreateAtomicReq(const DRMDisplayToken &token, DRMAtomicReqInterface **intf) = 0;
753
754 /*
755 * Destroys the instance of DRMAtomicReqInterface
756 * [input]: Pointer to a DRMAtomicReqInterface
757 * [return]: Error code if the API fails, 0 on success.
758 */
759 virtual int DestroyAtomicReq(DRMAtomicReqInterface *intf) = 0;
Saurabh Shah0ffee302016-11-22 10:42:11 -0800760 /*
761 * Sets the global scaler LUT
762 * [input]: LUT Info
763 * [return]: Error code if the API fails, 0 on success.
764 */
765 virtual int SetScalerLUT(const DRMScalerLUTInfo &lut_info) = 0;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700766};
Saurabh Shah0ffee302016-11-22 10:42:11 -0800767
Saurabh Shah66c941b2016-07-06 17:34:05 -0700768} // namespace sde_drm
769#endif // __DRM_INTERFACE_H__