blob: d0f1b81db248506e24e88e7ceec4f7a8e008a321 [file] [log] [blame]
Saurabh Shah66c941b2016-07-06 17:34:05 -07001/*
Mahesh Aia25b22712019-01-04 11:49:46 -08002* Copyright (c) 2017-2019, The Linux Foundation. All rights reserved.
Saurabh Shah66c941b2016-07-06 17:34:05 -07003*
4* Redistribution and use in source and binary forms, with or without
5* modification, are permitted provided that the following conditions are
6* met:
7* * Redistributions of source code must retain the above copyright
8* notice, this list of conditions and the following disclaimer.
9* * Redistributions in binary form must reproduce the above
10* copyright notice, this list of conditions and the following
11* disclaimer in the documentation and/or other materials provided
12* with the distribution.
13* * Neither the name of The Linux Foundation nor the names of its
14* contributors may be used to endorse or promote products derived
15* from this software without specific prior written permission.
16*
17* THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED
18* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
19* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT
20* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS
21* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
22* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
23* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
24* BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
25* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
26* OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN
27* IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28*/
29
30#ifndef __DRM_INTERFACE_H__
31#define __DRM_INTERFACE_H__
32
33#include <map>
34#include <string>
35#include <utility>
36#include <vector>
37
38#include "xf86drm.h"
39#include "xf86drmMode.h"
Sushil Chauhan80e58432017-07-06 11:39:17 -070040#include <drm/msm_drm.h>
Yuchao Ma577f0f72018-07-09 11:20:00 +080041#include <drm/msm_drm_pp.h>
Saurabh Shah66c941b2016-07-06 17:34:05 -070042
43namespace sde_drm {
Ramkumar Radhakrishnan9ed1fd82017-03-09 18:46:41 -080044
45typedef std::map<std::pair<uint32_t, uint64_t>, float> CompRatioMap;
46
Saurabh Shah66c941b2016-07-06 17:34:05 -070047/*
48 * Drm Atomic Operation Codes
49 */
50enum struct DRMOps {
51 /*
52 * Op: Sets plane source crop
53 * Arg: uint32_t - Plane ID
54 * DRMRect - Source Rectangle
55 */
56 PLANE_SET_SRC_RECT,
57 /*
58 * Op: Sets plane destination rect
59 * Arg: uint32_t - Plane ID
60 * DRMRect - Dst Rectangle
61 */
62 PLANE_SET_DST_RECT,
63 /*
Namit Solanki6d0d8062017-11-30 17:29:48 +053064 * Op: Sets plane exclusion rect
65 * Arg: uint32_t - Plane ID
66 * drm_clip_rect - Exclusion Rectangle
67 */
68 PLANE_SET_EXCL_RECT,
69 /*
Saurabh Shah66c941b2016-07-06 17:34:05 -070070 * Op: Sets plane zorder
71 * Arg: uint32_t - Plane ID
72 * uint32_t - zorder
73 */
74 PLANE_SET_ZORDER,
75 /*
76 * Op: Sets plane rotation flags
77 * Arg: uint32_t - Plane ID
78 * uint32_t - bit mask of rotation flags (See drm_mode.h for enums)
79 */
80 PLANE_SET_ROTATION,
81 /*
82 * Op: Sets plane alpha
83 * Arg: uint32_t - Plane ID
84 * uint32_t - alpha value
85 */
86 PLANE_SET_ALPHA,
87 /*
88 * Op: Sets the blend type
89 * Arg: uint32_t - Plane ID
90 * uint32_t - blend type (see DRMBlendType)
91 */
92 PLANE_SET_BLEND_TYPE,
93 /*
94 * Op: Sets horizontal decimation
95 * Arg: uint32_t - Plane ID
96 * uint32_t - decimation factor
97 */
98 PLANE_SET_H_DECIMATION,
99 /*
100 * Op: Sets vertical decimation
101 * Arg: uint32_t - Plane ID
102 * uint32_t - decimation factor
103 */
104 PLANE_SET_V_DECIMATION,
105 /*
Prabhanjan Kandula585aa652017-01-26 18:39:11 -0800106 * Op: Sets source config flags
107 * Arg: uint32_t - Plane ID
108 * uint32_t - flags to enable or disable a specific op. E.g. deinterlacing
109 */
110 PLANE_SET_SRC_CONFIG,
111 /*
Saurabh Shah66c941b2016-07-06 17:34:05 -0700112 * Op: Sets frame buffer ID for plane. Set together with CRTC.
113 * Arg: uint32_t - Plane ID
114 * uint32_t - Framebuffer ID
115 */
116 PLANE_SET_FB_ID,
117 /*
118 * Op: Sets the crtc for this plane. Set together with FB_ID.
119 * Arg: uint32_t - Plane ID
120 * uint32_t - CRTC ID
121 */
122 PLANE_SET_CRTC,
123 /*
124 * Op: Sets acquire fence for this plane's buffer. Set together with FB_ID, CRTC.
125 * Arg: uint32_t - Plane ID
126 * uint32_t - Input fence
127 */
128 PLANE_SET_INPUT_FENCE,
129 /*
Saurabh Shah0ffee302016-11-22 10:42:11 -0800130 * Op: Sets scaler config on this plane.
131 * Arg: uint32_t - Plane ID
132 * uint64_t - Address of the scaler config object (version based)
133 */
134 PLANE_SET_SCALER_CONFIG,
135 /*
Rohit Kulkarni8622e362017-01-30 18:14:10 -0800136 * Op: Sets plane rotation destination rect
137 * Arg: uint32_t - Plane ID
138 * DRMRect - rotator dst Rectangle
139 */
140 PLANE_SET_ROTATION_DST_RECT,
141 /*
Sushil Chauhan1021cc02017-05-03 15:11:43 -0700142 * Op: Sets FB Secure mode for this plane.
143 * Arg: uint32_t - Plane ID
144 * uint32_t - Value of the FB Secure mode.
145 */
146 PLANE_SET_FB_SECURE_MODE,
147 /*
Ping Li8d6dd622017-07-03 12:05:15 -0700148 * Op: Sets csc config on this plane.
149 * Arg: uint32_t - Plane ID
150 * uint32_t* - pointer to csc type
151 */
152 PLANE_SET_CSC_CONFIG,
153 /*
Ramkumar Radhakrishnan07254302017-11-13 16:18:22 -0800154 * Op: Sets multirect mode on this plane.
155 * Arg: uint32_t - Plane ID
156 * uint32_t - multirect mode
157 */
158 PLANE_SET_MULTIRECT_MODE,
159 /*
Rohit Kulkarni2d7151c2017-12-14 22:17:49 -0800160 * Op: Sets rotator output frame buffer ID for plane.
161 * Arg: uint32_t - Plane ID
162 * uint32_t - Framebuffer ID
163 */
164 PLANE_SET_ROT_FB_ID,
165 /*
Arun Kumar K.R5d30ab52017-12-28 09:05:36 +0530166 * Op: Sets inverse pma mode on this plane.
167 * Arg: uint32_t - Plane ID
168 * uint32_t - enable/disable inverse pma.
169 */
170 PLANE_SET_INVERSE_PMA,
171 /*
172 * Op: Sets csc config on this plane.
173 * Arg: uint32_t - Plane ID
174 * uint64_t - Address of the csc config object(version based)
175 */
176 PLANE_SET_DGM_CSC_CONFIG,
177 /*
178 * Op: Sets SSPP Feature
179 * Arg: uint32_t - Plane ID
180 * DRMPPFeatureInfo * - PP feature data pointer
181 */
182 PLANE_SET_POST_PROC,
183 /*
Saurabh Shah66c941b2016-07-06 17:34:05 -0700184 * Op: Activate or deactivate a CRTC
185 * Arg: uint32_t - CRTC ID
186 * uint32_t - 1 to enable, 0 to disable
187 */
188 CRTC_SET_ACTIVE,
189 /*
190 * Op: Sets display mode
191 * Arg: uint32_t - CRTC ID
192 * drmModeModeInfo* - Pointer to display mode
193 */
194 CRTC_SET_MODE,
195 /*
196 * Op: Sets an offset indicating when a release fence should be signalled.
197 * Arg: uint32_t - offset
198 * 0: non-speculative, default
199 * 1: speculative
200 */
201 CRTC_SET_OUTPUT_FENCE_OFFSET,
202 /*
Ramkumar Radhakrishnan9ed1fd82017-03-09 18:46:41 -0800203 * Op: Sets overall SDE core clock
204 * Arg: uint32_t - CRTC ID
205 * uint32_t - core_clk
206 */
207 CRTC_SET_CORE_CLK,
Ramkumar Radhakrishnan3c4de112017-05-24 22:38:30 -0700208 /*
209 * Op: Sets MNOC bus average bandwidth
Ramkumar Radhakrishnan9ed1fd82017-03-09 18:46:41 -0800210 * Arg: uint32_t - CRTC ID
211 * uint32_t - core_ab
212 */
213 CRTC_SET_CORE_AB,
214 /*
Ramkumar Radhakrishnan3c4de112017-05-24 22:38:30 -0700215 * Op: Sets MNOC bus instantaneous bandwidth
Ramkumar Radhakrishnan9ed1fd82017-03-09 18:46:41 -0800216 * Arg: uint32_t - CRTC ID
217 * uint32_t - core_ib
218 */
219 CRTC_SET_CORE_IB,
220 /*
Ramkumar Radhakrishnan3c4de112017-05-24 22:38:30 -0700221 * Op: Sets LLCC Bus average bandwidth
222 * Arg: uint32_t - CRTC ID
223 * uint32_t - llcc_ab
224 */
225 CRTC_SET_LLCC_AB,
226 /*
227 * Op: Sets LLCC Bus instantaneous bandwidth
228 * Arg: uint32_t - CRTC ID
229 * uint32_t - llcc_ib
230 */
231 CRTC_SET_LLCC_IB,
232 /*
233 * Op: Sets DRAM bus average bandwidth
234 * Arg: uint32_t - CRTC ID
235 * uint32_t - dram_ab
236 */
237 CRTC_SET_DRAM_AB,
238 /*
239 * Op: Sets DRAM bus instantaneous bandwidth
240 * Arg: uint32_t - CRTC ID
241 * uint32_t - dram_ib
242 */
243 CRTC_SET_DRAM_IB,
244 /*
Ramkumar Radhakrishnanb7910442017-12-11 13:32:47 -0800245 * Op: Sets Rotator BW for inline rotation
246 * Arg: uint32_t - CRTC ID
247 * uint32_t - rot_bw
248 */
249 CRTC_SET_ROT_PREFILL_BW,
250 /*
Ramkumar Radhakrishnan3c4de112017-05-24 22:38:30 -0700251 * Op: Sets rotator clock for inline rotation
252 * Arg: uint32_t - CRTC ID
253 * uint32_t - rot_clk
254 */
Namit Solanki24921ab2017-05-23 20:16:25 +0530255 CRTC_SET_ROT_CLK,
256 /*
257 * Op: Sets destination scalar data
258 * Arg: uint32_t - CRTC ID
259 * uint64_t - Pointer to destination scalar data
260 */
261 CRTC_SET_DEST_SCALER_CONFIG,
262 /*
Saurabh Shah66c941b2016-07-06 17:34:05 -0700263 * Op: Returns release fence for this frame. Should be called after Commit() on
264 * DRMAtomicReqInterface.
265 * Arg: uint32_t - CRTC ID
266 * int * - Pointer to an integer that will hold the returned fence
267 */
268 CRTC_GET_RELEASE_FENCE,
269 /*
Ping Li281f48d2017-01-16 12:45:40 -0800270 * Op: Sets PP feature
271 * Arg: uint32_t - CRTC ID
272 * DRMPPFeatureInfo * - PP feature data pointer
273 */
274 CRTC_SET_POST_PROC,
275 /*
Saurabh Shahe9f55d72017-03-03 15:14:13 -0800276 * Op: Sets CRTC ROIs.
277 * Arg: uint32_t - CRTC ID
278 * uint32_t - number of ROIs
279 * DRMRect * - Array of CRTC ROIs
280 */
281 CRTC_SET_ROI,
282 /*
Sushil Chauhan1021cc02017-05-03 15:11:43 -0700283 * Op: Sets Security level for CRTC.
284 * Arg: uint32_t - CRTC ID
285 * uint32_t - Security level
286 */
287 CRTC_SET_SECURITY_LEVEL,
288 /*
Prabhanjan Kanduladbc8aed2017-03-24 14:43:16 -0700289 * Op: sets solid fill stages
290 * Arg: uint32_t - CRTC ID
291 * Vector of DRMSolidfillStage
292 */
293 CRTC_SET_SOLIDFILL_STAGES,
294 /*
Anjaneya Prasad Musunurie8c67f22017-07-01 16:16:13 +0530295 * Op: Sets idle timeout.
296 * Arg: uint32_t - CRTC ID
297 * uint32_t - idle timeout in ms
298 */
299 CRTC_SET_IDLE_TIMEOUT,
300 /*
Sushil Chauhan741ac312018-04-02 12:22:16 -0700301 * Op: Sets Capture mode for Concurrent Writeback feature.
302 * Arg: uint32_t - CRTC ID
303 * uint32_t - Capture mode
304 */
305 CRTC_SET_CAPTURE_MODE,
306 /*
Ramkumar Radhakrishnanf985d482018-07-23 18:10:41 -0700307 * Op: Sets Idle PC state for CRTC.
308 * Arg: uint32_t - CRTC ID
309 * uint32_t - idle pc state
310 */
311 CRTC_SET_IDLE_PC_STATE,
312 /*
Saurabh Shah66c941b2016-07-06 17:34:05 -0700313 * Op: Returns retire fence for this commit. Should be called after Commit() on
314 * DRMAtomicReqInterface.
315 * Arg: uint32_t - Connector ID
316 * int * - Pointer to an integer that will hold the returned fence
317 */
318 CONNECTOR_GET_RETIRE_FENCE,
319 /*
320 * Op: Sets writeback connector destination rect
321 * Arg: uint32_t - Connector ID
322 * DRMRect - Dst Rectangle
323 */
324 CONNECTOR_SET_OUTPUT_RECT,
325 /*
326 * Op: Sets frame buffer ID for writeback connector.
327 * Arg: uint32_t - Connector ID
328 * uint32_t - Framebuffer ID
329 */
330 CONNECTOR_SET_OUTPUT_FB_ID,
Sushil Chauhan3396e202017-04-14 18:34:22 -0700331 /*
332 * Op: Sets power mode for connector.
333 * Arg: uint32_t - Connector ID
334 * uint32_t - Power Mode
335 */
336 CONNECTOR_SET_POWER_MODE,
Saurabh Shahe9f55d72017-03-03 15:14:13 -0800337 /*
338 * Op: Sets panel ROIs.
339 * Arg: uint32_t - Connector ID
340 * uint32_t - number of ROIs
341 * DRMRect * - Array of Connector ROIs
342 */
343 CONNECTOR_SET_ROI,
Sushil Chauhane2f89c92017-08-23 11:30:34 -0700344 /*
Saurabh Shahf3635952017-10-16 17:08:18 -0700345 * Op: Sets the connector to autorefresh mode.
346 * Arg: uint32_t - Connector ID
347 * uint32_t - Enable-1, Disable-0
348 */
349 CONNECTOR_SET_AUTOREFRESH,
350 /*
Sushil Chauhane2f89c92017-08-23 11:30:34 -0700351 * Op: Set FB secure mode for Writeback connector.
352 * Arg: uint32_t - Connector ID
353 * uint32_t - FB Secure mode
354 */
355 CONNECTOR_SET_FB_SECURE_MODE,
Saurabh Shah82b06f42017-09-06 16:43:49 -0700356 /*
357 * Op: Sets a crtc id to this connector
358 * Arg: uint32_t - Connector ID
359 * uint32_t - CRTC ID
360 */
361 CONNECTOR_SET_CRTC,
Srikanth Rajagopalan7a09b2e2017-06-19 18:41:03 -0700362 /*
Gopikrishnaiah Anandan739faf92017-07-21 12:32:00 -0700363 * Op: Sets PP feature
364 * Arg: uint32_t - Connector ID
365 * DRMPPFeatureInfo * - PP feature data pointer
366 */
Xu Yang32e58c22017-11-20 09:58:11 +0800367 CONNECTOR_SET_POST_PROC,
Gopikrishnaiah Anandan739faf92017-07-21 12:32:00 -0700368 /*
Srikanth Rajagopalan7a09b2e2017-06-19 18:41:03 -0700369 * Op: Sets connector hdr metadata
370 * Arg: uint32_t - Connector ID
371 * drm_msm_ext_hdr_metadata - hdr_metadata
372 */
373 CONNECTOR_SET_HDR_METADATA,
Xu Yang32e58c22017-11-20 09:58:11 +0800374 /*
375 * Op: Cache Dpps features.
376 * Arg: uint32_t - Object ID
377 uint32_t - Feature ID
378 * uint64_t - Pointer to feature config data
379 */
380 DPPS_CACHE_FEATURE,
Xu Yangda642222018-06-12 10:32:33 +0800381 /*
382 * Op: Commit Dpps features.
383 * Arg: drmModeAtomicReq - Atomic request
384 */
385 DPPS_COMMIT_FEATURE,
Sushil Chauhan8f514a52018-02-27 17:35:44 -0800386 /*
387 * Op: Sets qsync mode on connector
388 * Arg: uint32_t - Connector ID
389 * uint32_t - qsync mode
390 */
391 CONNECTOR_SET_QSYNC_MODE,
Mathew Joseph Karimpanalb7f20c62018-10-09 12:17:20 +0530392 /*
393 * Op: Sets topology control on this connector
394 * Arg: uint32_t - Connector ID
395 * uint32_t - Topology control bit-mask
396 */
397 CONNECTOR_SET_TOPOLOGY_CONTROL,
Saurabh Shah66c941b2016-07-06 17:34:05 -0700398};
399
Saurabh Shahf9266ee2017-04-19 15:25:46 -0700400enum struct DRMRotation {
401 FLIP_H = 0x1,
402 FLIP_V = 0x2,
Prabhanjan Kandula5bc7f8b2017-05-23 12:24:57 -0700403 ROT_180 = FLIP_H | FLIP_V,
Saurabh Shahf9266ee2017-04-19 15:25:46 -0700404 ROT_90 = 0x4,
405};
406
Sushil Chauhan3396e202017-04-14 18:34:22 -0700407enum struct DRMPowerMode {
408 ON,
409 DOZE,
410 DOZE_SUSPEND,
411 OFF,
412};
413
Saurabh Shah66c941b2016-07-06 17:34:05 -0700414enum struct DRMBlendType {
415 UNDEFINED = 0,
416 OPAQUE = 1,
417 PREMULTIPLIED = 2,
418 COVERAGE = 3,
419};
420
Prabhanjan Kandula585aa652017-01-26 18:39:11 -0800421enum struct DRMSrcConfig {
422 DEINTERLACE = 0,
423};
424
Ramkumar Radhakrishnanf985d482018-07-23 18:10:41 -0700425enum struct DRMIdlePCState {
426 NONE,
427 ENABLE,
428 DISABLE,
429};
430
431
Saurabh Shah66c941b2016-07-06 17:34:05 -0700432/* Display type to identify a suitable connector */
433enum struct DRMDisplayType {
434 PERIPHERAL,
435 TV,
436 VIRTUAL,
437};
438
439struct DRMRect {
440 uint32_t left; // Left-most pixel coordinate.
441 uint32_t top; // Top-most pixel coordinate.
442 uint32_t right; // Right-most pixel coordinate.
443 uint32_t bottom; // Bottom-most pixel coordinate.
444};
445
446//------------------------------------------------------------------------
447// DRM Info Query Types
448//------------------------------------------------------------------------
449
450enum struct QSEEDVersion {
451 V1,
452 V2,
453 V3,
Ramakant Singh1ba882f2018-06-06 10:23:21 +0530454 V3LITE,
Saurabh Shah66c941b2016-07-06 17:34:05 -0700455};
456
Rohit Kulkarnibfa855c2017-06-29 17:52:10 -0700457/* QSEED3 Step version */
458enum struct QSEEDStepVersion {
459 V2,
460 V3,
461 V4,
Ramakant Singh1ba882f2018-06-06 10:23:21 +0530462 V3LITE_V4,
463 V3LITE_V5,
Rohit Kulkarnibfa855c2017-06-29 17:52:10 -0700464};
465
Prabhanjan Kandulae6dfab92017-03-14 11:02:49 -0700466enum struct SmartDMARevision {
467 V1,
468 V2,
Mathew Joseph Karimpanal1f8a21c2017-10-20 20:47:42 +0530469 V2p5
Prabhanjan Kandulae6dfab92017-03-14 11:02:49 -0700470};
471
Rohit Kulkarni2d7151c2017-12-14 22:17:49 -0800472/* Inline Rotation version */
473enum struct InlineRotationVersion {
474 UNKNOWN,
475 V1,
476 V1p1, // Rotator FB ID needs to be set
477};
478
Saurabh Shah66c941b2016-07-06 17:34:05 -0700479/* Per CRTC Resource Info*/
480struct DRMCrtcInfo {
481 bool has_src_split;
Srikanth Rajagopalan49380782017-07-06 15:23:12 -0700482 bool has_hdr;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700483 uint32_t max_blend_stages;
Prabhanjan Kanduladbc8aed2017-03-24 14:43:16 -0700484 uint32_t max_solidfill_stages;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700485 QSEEDVersion qseed_version;
Prabhanjan Kandulae6dfab92017-03-14 11:02:49 -0700486 SmartDMARevision smart_dma_rev;
Ramkumar Radhakrishnan9ed1fd82017-03-09 18:46:41 -0800487 float ib_fudge_factor;
488 float clk_fudge_factor;
489 uint32_t dest_scale_prefill_lines;
490 uint32_t undersized_prefill_lines;
491 uint32_t macrotile_prefill_lines;
492 uint32_t nv12_prefill_lines;
493 uint32_t linear_prefill_lines;
494 uint32_t downscale_prefill_lines;
495 uint32_t extra_prefill_lines;
496 uint32_t amortized_threshold;
497 uint64_t max_bandwidth_low;
498 uint64_t max_bandwidth_high;
499 uint32_t max_sde_clk;
500 CompRatioMap comp_ratio_rt_map;
501 CompRatioMap comp_ratio_nrt_map;
Gopikrishnaiah Anandan76815522017-06-27 15:18:04 -0700502 uint32_t hw_version;
Namit Solanki24921ab2017-05-23 20:16:25 +0530503 uint32_t dest_scaler_count = 0;
504 uint32_t max_dest_scaler_input_width = 0;
505 uint32_t max_dest_scaler_output_width = 0;
506 uint32_t max_dest_scale_up = 1;
Pullakavi Srinivas3e2c0402017-12-05 17:50:15 +0530507 uint32_t min_prefill_lines = 0;
Ramkumar Radhakrishnana38b7602018-03-15 14:49:52 -0700508 int secure_disp_blend_stage = -1;
Sushil Chauhanc75358e2018-04-24 14:36:38 -0700509 bool concurrent_writeback = false;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700510};
511
512enum struct DRMPlaneType {
513 // Has CSC and scaling capability
514 VIG = 0,
515 // Has scaling capability but no CSC
516 RGB,
517 // No scaling support
518 DMA,
519 // Supports a small dimension and doesn't use a CRTC stage
520 CURSOR,
521 MAX,
522};
523
Arun Kumar K.R5d30ab52017-12-28 09:05:36 +0530524enum struct DRMTonemapLutType {
525 DMA_1D_GC,
526 DMA_1D_IGC,
527 VIG_1D_IGC,
528 VIG_3D_GAMUT,
529};
530
Saurabh Shah66c941b2016-07-06 17:34:05 -0700531struct DRMPlaneTypeInfo {
Prabhanjan Kandulae6dfab92017-03-14 11:02:49 -0700532 DRMPlaneType type;
533 uint32_t master_plane_id;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700534 // FourCC format enum and modifier
535 std::vector<std::pair<uint32_t, uint64_t>> formats_supported;
536 uint32_t max_linewidth;
Mathew Joseph Karimpanal1f8a21c2017-10-20 20:47:42 +0530537 uint32_t max_scaler_linewidth;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700538 uint32_t max_upscale;
539 uint32_t max_downscale;
540 uint32_t max_horizontal_deci;
541 uint32_t max_vertical_deci;
Ramkumar Radhakrishnan9ed1fd82017-03-09 18:46:41 -0800542 uint64_t max_pipe_bandwidth;
Rohit Kulkarni8622e362017-01-30 18:14:10 -0800543 uint32_t cache_size; // cache size in bytes for inline rotation support.
Namit Solanki6d0d8062017-11-30 17:29:48 +0530544 bool has_excl_rect = false;
Rohit Kulkarnibfa855c2017-06-29 17:52:10 -0700545 QSEEDStepVersion qseed3_version;
Ramkumar Radhakrishnan07254302017-11-13 16:18:22 -0800546 bool multirect_prop_present = false;
Rohit Kulkarni2d7151c2017-12-14 22:17:49 -0800547 InlineRotationVersion inrot_version; // inline rotation version
Arun Kumar K.R5d30ab52017-12-28 09:05:36 +0530548 bool inverse_pma = false;
549 uint32_t dgm_csc_version = 0; // csc used with DMA
550 std::map<DRMTonemapLutType, uint32_t> tonemap_lut_version_map = {};
Ramkumar Radhakrishnan4a269752018-03-08 14:53:15 -0800551 bool block_sec_ui = false;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700552};
553
Prabhanjan Kandulae6dfab92017-03-14 11:02:49 -0700554// All DRM Planes as map<Plane_id , plane_type_info> listed from highest to lowest priority
555typedef std::vector<std::pair<uint32_t, DRMPlaneTypeInfo>> DRMPlanesInfo;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700556
557enum struct DRMTopology {
Rohit Kulkarni2faa91c2017-06-05 15:43:48 -0700558 UNKNOWN, // To be compat with driver defs in sde_rm.h
Saurabh Shah66c941b2016-07-06 17:34:05 -0700559 SINGLE_LM,
Rohit Kulkarni2faa91c2017-06-05 15:43:48 -0700560 SINGLE_LM_DSC,
Saurabh Shah66c941b2016-07-06 17:34:05 -0700561 DUAL_LM,
Rohit Kulkarni2faa91c2017-06-05 15:43:48 -0700562 DUAL_LM_DSC,
Saurabh Shah66c941b2016-07-06 17:34:05 -0700563 DUAL_LM_MERGE,
Rohit Kulkarni2faa91c2017-06-05 15:43:48 -0700564 DUAL_LM_MERGE_DSC,
565 DUAL_LM_DSCMERGE,
566 PPSPLIT,
Saurabh Shah66c941b2016-07-06 17:34:05 -0700567};
568
569enum struct DRMPanelMode {
570 VIDEO,
571 COMMAND,
572};
573
Saurabh Shah7e16c932017-11-03 17:55:36 -0700574/* Per mode info */
575struct DRMModeInfo {
576 drmModeModeInfo mode;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700577 DRMTopology topology;
Saurabh Shahe9f55d72017-03-03 15:14:13 -0800578 // Valid only if mode is command
579 int num_roi;
580 int xstart;
581 int ystart;
582 int walign;
583 int halign;
584 int wmin;
585 int hmin;
586 bool roi_merge;
Pullakavi Srinivas9189e602018-12-19 16:58:07 +0530587 uint64_t bit_clk_rate;
Mahesh Aia25b22712019-01-04 11:49:46 -0800588 uint32_t transfer_time_us;
Saurabh Shah7e16c932017-11-03 17:55:36 -0700589};
590
591/* Per Connector Info*/
592struct DRMConnectorInfo {
593 uint32_t mmWidth;
594 uint32_t mmHeight;
595 uint32_t type;
596 std::vector<DRMModeInfo> modes;
597 std::string panel_name;
598 DRMPanelMode panel_mode;
599 bool is_primary;
600 // Valid only if DRMPanelMode is VIDEO
601 bool dynamic_fps;
602 // FourCC format enum and modifier
603 std::vector<std::pair<uint32_t, uint64_t>> formats_supported;
604 // Valid only if type is DRM_MODE_CONNECTOR_VIRTUAL
605 uint32_t max_linewidth;
Prabhanjan Kandula5bc7f8b2017-05-23 12:24:57 -0700606 DRMRotation panel_orientation;
Sushil Chauhan80e58432017-07-06 11:39:17 -0700607 drm_panel_hdr_properties panel_hdr_prop;
Srikanth Rajagopalance0f7cb2017-06-12 15:14:26 -0700608 drm_msm_ext_hdr_properties ext_hdr_prop;
Sushil Chauhan8f514a52018-02-27 17:35:44 -0800609 bool qsync_support;
Mathew Joseph Karimpanal731bc932017-11-22 10:04:56 +0530610 // Connection status of this connector
611 bool is_connected;
Ramakant Singhdbe738a2018-08-23 23:57:07 +0530612 bool is_wb_ubwc_supported;
Mathew Joseph Karimpanalb7f20c62018-10-09 12:17:20 +0530613 uint32_t topology_control;
Pullakavi Srinivas9189e602018-12-19 16:58:07 +0530614 bool dyn_bitclk_support;
Varun Arora771fcd22019-02-07 18:08:18 -0800615 std::vector<uint8_t> edid;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700616};
617
Mathew Joseph Karimpanal731bc932017-11-22 10:04:56 +0530618// All DRM Connectors as map<Connector_id , connector_info>
619typedef std::map<uint32_t, DRMConnectorInfo> DRMConnectorsInfo;
620
621/* Per Encoder Info */
622struct DRMEncoderInfo {
623 uint32_t type;
624};
625
626// All DRM Encoders as map<Encoder_id , encoder_info>
627typedef std::map<uint32_t, DRMEncoderInfo> DRMEncodersInfo;
628
Saurabh Shah66c941b2016-07-06 17:34:05 -0700629/* Identifier token for a display */
630struct DRMDisplayToken {
631 uint32_t conn_id;
632 uint32_t crtc_id;
Saurabh Shahf8226712018-02-05 15:51:53 -0800633 uint32_t crtc_index;
Mathew Joseph Karimpanal731bc932017-11-22 10:04:56 +0530634 uint32_t encoder_id;
Varun Arora771fcd22019-02-07 18:08:18 -0800635 uint8_t hw_port;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700636};
637
Ping Li281f48d2017-01-16 12:45:40 -0800638enum DRMPPFeatureID {
639 kFeaturePcc,
640 kFeatureIgc,
641 kFeaturePgc,
642 kFeatureMixerGc,
643 kFeaturePaV2,
644 kFeatureDither,
645 kFeatureGamut,
646 kFeaturePADither,
Rajesh Yadavd30b0cc2017-09-22 00:26:54 +0530647 kFeaturePAHsic,
648 kFeaturePASixZone,
Rajesh Yadav99535ac2017-08-28 16:33:04 +0530649 kFeaturePAMemColSkin,
650 kFeaturePAMemColSky,
651 kFeaturePAMemColFoliage,
652 kFeaturePAMemColProt,
Rajesh Yadavc4f67b82017-11-15 20:37:13 +0530653 kFeatureDgmIgc,
654 kFeatureDgmGc,
655 kFeatureVigIgc,
656 kFeatureVigGamut,
Ping Li281f48d2017-01-16 12:45:40 -0800657 kPPFeaturesMax,
658};
659
660enum DRMPPPropType {
661 kPropEnum,
662 kPropRange,
663 kPropBlob,
664 kPropTypeMax,
665};
666
667struct DRMPPFeatureInfo {
668 DRMPPFeatureID id;
669 DRMPPPropType type;
670 uint32_t version;
671 uint32_t payload_size;
672 void *payload;
Gopikrishnaiah Anandan739faf92017-07-21 12:32:00 -0700673 uint32_t object_type;
Ping Li281f48d2017-01-16 12:45:40 -0800674};
675
Xu Yang32e58c22017-11-20 09:58:11 +0800676enum DRMDPPSFeatureID {
677 // Ad4 properties
678 kFeatureAd4Mode,
679 kFeatureAd4Init,
680 kFeatureAd4Cfg,
681 kFeatureAd4Input,
Yuchao Ma577f0f72018-07-09 11:20:00 +0800682 kFeatureAd4Roi,
Xu Yang32e58c22017-11-20 09:58:11 +0800683 kFeatureAd4Backlight,
684 kFeatureAd4Assertiveness,
685 kFeatureAd4ManualStrength,
686 // ABA properties
687 kFeatureAbaHistCtrl,
688 kFeatureAbaHistIRQ,
689 kFeatureAbaLut,
690 // BL scale properties
691 kFeatureAd4BlScale,
692 kFeatureBacklightScale,
693 // Events
694 kFeaturePowerEvent,
695 kFeatureAbaHistEvent,
696 kFeatureBackLightEvent,
697 kFeatureAdAttBlEvent,
698 // Insert features above
699 kDppsFeaturesMax,
700};
701
Ping Li6a74d892018-05-02 15:54:58 -0700702struct DppsFeaturePayload {
703 uint32_t object_type;
704 uint32_t feature_id;
705 uint64_t value;
706};
707
Xu Yang32e58c22017-11-20 09:58:11 +0800708struct DRMDppsFeatureInfo {
709 DRMDPPSFeatureID id;
710 uint32_t version;
711};
712
713enum AD4Modes {
714 kAd4Off,
715 kAd4AutoStrength,
716 kAd4Calibration,
717 kAd4Manual,
718 kAd4ModeMax,
719};
720
721enum HistModes {
722 kHistDisabled,
723 kHistEnabled,
724};
725
726struct DRMDppsEventInfo {
727 uint32_t object_type;
728 uint32_t event_type;
729 int drm_fd;
730 bool enable;
731};
732
Ping Li8d6dd622017-07-03 12:05:15 -0700733enum DRMCscType {
734 kCscYuv2Rgb601L,
735 kCscYuv2Rgb601FR,
736 kCscYuv2Rgb709L,
737 kCscYuv2Rgb2020L,
738 kCscYuv2Rgb2020FR,
739 kCscTypeMax,
740};
741
Saurabh Shah0ffee302016-11-22 10:42:11 -0800742struct DRMScalerLUTInfo {
743 uint32_t dir_lut_size = 0;
744 uint32_t cir_lut_size = 0;
745 uint32_t sep_lut_size = 0;
746 uint64_t dir_lut = 0;
747 uint64_t cir_lut = 0;
748 uint64_t sep_lut = 0;
749};
750
Sushil Chauhan1021cc02017-05-03 15:11:43 -0700751enum struct DRMSecureMode {
752 NON_SECURE,
753 SECURE,
754 NON_SECURE_DIR_TRANSLATION,
755 SECURE_DIR_TRANSLATION,
756};
757
758enum struct DRMSecurityLevel {
759 SECURE_NON_SECURE,
760 SECURE_ONLY,
761};
762
Ramkumar Radhakrishnan07254302017-11-13 16:18:22 -0800763enum struct DRMMultiRectMode {
764 NONE = 0,
765 PARALLEL = 1,
766 SERIAL = 2,
767};
768
Sushil Chauhan741ac312018-04-02 12:22:16 -0700769enum struct DRMCWbCaptureMode {
770 MIXER_OUT = 0,
771 DSPP_OUT = 1,
772};
773
Sushil Chauhan8f514a52018-02-27 17:35:44 -0800774enum struct DRMQsyncMode {
775 NONE = 0,
776 CONTINUOUS,
777};
778
Mathew Joseph Karimpanalb7f20c62018-10-09 12:17:20 +0530779enum struct DRMTopologyControl {
780 NONE = 0,
781 RESERVE_LOCK = 1 << 0,
782 RESERVE_CLEAR = 1 << 1,
783 DSPP = 1 << 2,
784 DEST_SCALER = 1 << 3,
785};
786
Prabhanjan Kanduladbc8aed2017-03-24 14:43:16 -0700787struct DRMSolidfillStage {
Xu Yang32e58c22017-11-20 09:58:11 +0800788 DRMRect bounding_rect {};
789 bool is_exclusion_rect = false;
790 uint32_t color = 0xff000000; // in 8bit argb
791 uint32_t red = 0;
792 uint32_t blue = 0;
793 uint32_t green = 0;
794 uint32_t alpha = 0xff;
795 uint32_t color_bit_depth = 0;
796 uint32_t z_order = 0;
797 uint32_t plane_alpha = 0xff;
Prabhanjan Kanduladbc8aed2017-03-24 14:43:16 -0700798};
799
Saurabh Shah66c941b2016-07-06 17:34:05 -0700800/* DRM Atomic Request Property Set.
801 *
802 * Helper class to create and populate atomic properties of DRM components
803 * when rendered in DRM atomic mode */
804class DRMAtomicReqInterface {
805 public:
806 virtual ~DRMAtomicReqInterface() {}
807 /* Perform request operation.
808 *
809 * [input]: opcode: operation code from DRMOps list.
Saurabh Shah1abcdf62017-11-21 14:03:22 -0800810 * obj_id: Relevant crtc, connector, plane id
Saurabh Shah66c941b2016-07-06 17:34:05 -0700811 * var_arg: arguments for DRMOps's can differ in number and
812 * data type. Refer above DRMOps to details.
813 * [return]: Error code if the API fails, 0 on success.
814 */
Saurabh Shah1abcdf62017-11-21 14:03:22 -0800815 virtual int Perform(DRMOps opcode, uint32_t obj_id, ...) = 0;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700816
817 /*
818 * Commit the params set via Perform(). Also resets the properties after commit. Needs to be
819 * called every frame.
820 * [input]: synchronous: Determines if the call should block until a h/w flip
Saurabh Shaha917aa72017-09-15 13:27:24 -0700821 * [input]: retain_planes: Retains already staged planes. Useful when not explicitly programming
822 * planes but still need the previously staged ones to not be unstaged
Saurabh Shah66c941b2016-07-06 17:34:05 -0700823 * [return]: Error code if the API fails, 0 on success.
824 */
Saurabh Shaha917aa72017-09-15 13:27:24 -0700825 virtual int Commit(bool synchronous, bool retain_planes) = 0;
Varun Arorabaa16472018-08-16 16:19:59 -0700826
Saurabh Shah66c941b2016-07-06 17:34:05 -0700827 /*
828 * Validate the params set via Perform().
829 * [return]: Error code if the API fails, 0 on success.
830 */
831 virtual int Validate() = 0;
832};
833
834class DRMManagerInterface;
835
836/* Populates a singleton instance of DRMManager */
837typedef int (*GetDRMManager)(int fd, DRMManagerInterface **intf);
838
839/* Destroy DRMManager instance */
Saurabh Shahab7807c2017-02-08 15:41:08 -0800840typedef int (*DestroyDRMManager)();
Saurabh Shah66c941b2016-07-06 17:34:05 -0700841
842/*
843 * DRM Manager Interface - Any class which plans to implement helper function for vendor
844 * specific DRM driver implementation must implement the below interface routines to work
845 * with SDM.
846 */
847
848class DRMManagerInterface {
849 public:
850 virtual ~DRMManagerInterface() {}
851
852 /*
853 * Since SDM completely manages the planes. GetPlanesInfo will provide all
854 * the plane information.
855 * [output]: DRMPlanesInfo: Resource Info for planes.
856 */
857 virtual void GetPlanesInfo(DRMPlanesInfo *info) = 0;
858
859 /*
860 * Will provide all the information of a selected crtc.
861 * [input]: Use crtc id 0 to obtain system wide info
862 * [output]: DRMCrtcInfo: Resource Info for the given CRTC id.
Mathew Joseph Karimpanal43c9d692018-06-14 13:45:27 +0530863 * [return]: 0 on success, a negative error value otherwise.
Saurabh Shah66c941b2016-07-06 17:34:05 -0700864 */
Mathew Joseph Karimpanal43c9d692018-06-14 13:45:27 +0530865 virtual int GetCrtcInfo(uint32_t crtc_id, DRMCrtcInfo *info) = 0;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700866
867 /*
868 * Will provide all the information of a selected connector.
869 * [output]: DRMConnectorInfo: Resource Info for the given connector id
Mathew Joseph Karimpanal43c9d692018-06-14 13:45:27 +0530870 * [return]: 0 on success, a negative error value otherwise.
Saurabh Shah66c941b2016-07-06 17:34:05 -0700871 */
Mathew Joseph Karimpanal43c9d692018-06-14 13:45:27 +0530872 virtual int GetConnectorInfo(uint32_t conn_id, DRMConnectorInfo *info) = 0;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700873
874 /*
Mathew Joseph Karimpanal731bc932017-11-22 10:04:56 +0530875 * Provides information on all connectors.
876 * [output]: DRMConnectorsInfo: Resource info for connectors.
877 * [return]: 0 on success, a negative error value otherwise.
878 */
879 virtual int GetConnectorsInfo(DRMConnectorsInfo *info) = 0;
880
881 /*
882 * Provides information on a selected encoder.
883 * [output]: DRMEncoderInfo: Resource info for the given encoder id.
884 * [return]: 0 on success, a negative error value otherwise.
885 */
886 virtual int GetEncoderInfo(uint32_t encoder_id, DRMEncoderInfo *info) = 0;
887
888 /*
889 * Provides information on all encoders.
890 * [output]: DRMEncodersInfo: Resource info for encoders.
891 * [return]: 0 on success, a negative error value otherwise.
892 */
893 virtual int GetEncodersInfo(DRMEncodersInfo *info) = 0;
894
895 /*
Ping Li281f48d2017-01-16 12:45:40 -0800896 * Will query post propcessing feature info of a CRTC.
897 * [output]: DRMPPFeatureInfo: CRTC post processing feature info
898 */
Namit Solanki24921ab2017-05-23 20:16:25 +0530899 virtual void GetCrtcPPInfo(uint32_t crtc_id, DRMPPFeatureInfo *info) = 0;
Mathew Joseph Karimpanal731bc932017-11-22 10:04:56 +0530900
Ping Li281f48d2017-01-16 12:45:40 -0800901 /*
Saurabh Shah66c941b2016-07-06 17:34:05 -0700902 * Register a logical display to receive a token.
Mathew Joseph Karimpanal731bc932017-11-22 10:04:56 +0530903 * Each display pipeline in DRM is identified by its CRTC and Connector(s). On display connect
904 * (bootup or hotplug), clients should invoke this interface to establish the pipeline for the
905 * display and should get a DisplayToken populated with crtc, encoder and connnector(s) id's. Here
906 * onwards, Client should use this token to represent the display for any Perform operations if
Saurabh Shah66c941b2016-07-06 17:34:05 -0700907 * needed.
908 *
909 * [input]: disp_type - Peripheral / TV / Virtual
Mathew Joseph Karimpanal731bc932017-11-22 10:04:56 +0530910 * [output]: DRMDisplayToken - CRTC and Connector IDs for the display.
911 * [return]: 0 on success, a negative error value otherwise.
Saurabh Shah66c941b2016-07-06 17:34:05 -0700912 */
913 virtual int RegisterDisplay(DRMDisplayType disp_type, DRMDisplayToken *tok) = 0;
914
Mathew Joseph Karimpanal731bc932017-11-22 10:04:56 +0530915 /*
916 * Register a logical display to receive a token.
917 * Each display pipeline in DRM is identified by its CRTC and Connector(s). On display connect
918 * (bootup or hotplug), clients should invoke this interface to establish the pipeline for the
919 * display and should get a DisplayToken populated with crtc, encoder and connnector(s) id's. Here
920 * onwards, Client should use this token to represent the display for any Perform operations if
921 * needed.
922 *
923 * [input]: display_id - Connector ID
924 * [output]: DRMDisplayToken - CRTC and Connector id's for the display.
925 * [return]: 0 on success, a negative error value otherwise.
926 */
Varun Arora771fcd22019-02-07 18:08:18 -0800927 virtual int RegisterDisplay(int32_t display_id, DRMDisplayToken *token) = 0;
Mathew Joseph Karimpanal731bc932017-11-22 10:04:56 +0530928
Saurabh Shah66c941b2016-07-06 17:34:05 -0700929 /* Client should invoke this interface on display disconnect.
930 * [input]: DRMDisplayToken - identifier for the display.
931 */
Varun Arora771fcd22019-02-07 18:08:18 -0800932 virtual void UnregisterDisplay(DRMDisplayToken *token) = 0;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700933
934 /*
935 * Creates and returns an instance of DRMAtomicReqInterface corresponding to a display token
936 * returned as part of RegisterDisplay API. Needs to be called per display.
937 * [input]: DRMDisplayToken that identifies a display pipeline
938 * [output]: Pointer to an instance of DRMAtomicReqInterface.
939 * [return]: Error code if the API fails, 0 on success.
940 */
941 virtual int CreateAtomicReq(const DRMDisplayToken &token, DRMAtomicReqInterface **intf) = 0;
942
943 /*
944 * Destroys the instance of DRMAtomicReqInterface
945 * [input]: Pointer to a DRMAtomicReqInterface
946 * [return]: Error code if the API fails, 0 on success.
947 */
948 virtual int DestroyAtomicReq(DRMAtomicReqInterface *intf) = 0;
Varun Arorabaa16472018-08-16 16:19:59 -0700949
Saurabh Shah0ffee302016-11-22 10:42:11 -0800950 /*
951 * Sets the global scaler LUT
952 * [input]: LUT Info
953 * [return]: Error code if the API fails, 0 on success.
954 */
955 virtual int SetScalerLUT(const DRMScalerLUTInfo &lut_info) = 0;
Xu Yang32e58c22017-11-20 09:58:11 +0800956
957 /*
Varun Arorabaa16472018-08-16 16:19:59 -0700958 * Unsets the global scaler LUT
959 * [input]: None
960 * [return]: Error code if the API fails, 0 on success.
961 */
962 virtual int UnsetScalerLUT() = 0;
963
964 /*
Xu Yang32e58c22017-11-20 09:58:11 +0800965 * Get the DPPS feature info
966 * [input]: Dpps feature id, info->id
967 * [output]: Dpps feature version, info->version
968 */
969 virtual void GetDppsFeatureInfo(DRMDppsFeatureInfo *info) = 0;
Saurabh Shah66c941b2016-07-06 17:34:05 -0700970};
Saurabh Shah0ffee302016-11-22 10:42:11 -0800971
Saurabh Shah66c941b2016-07-06 17:34:05 -0700972} // namespace sde_drm
973#endif // __DRM_INTERFACE_H__